aboutsummaryrefslogtreecommitdiff
path: root/tcg/arm
AgeCommit message (Expand)AuthorFilesLines
2011-01-12tcg arm/mips/ia64: add a comment about retranslation and cachesAurelien Jarno1-0/+3
2011-01-10tcg/arm: improve constant loadingAurelien Jarno1-18/+21
2011-01-08tcg/arm: fix qemu_st64 for big endian targetsAurelien Jarno1-1/+1
2011-01-08tcg/arm: fix branch target change during code retranslationAurelien Jarno1-8/+20
2010-06-09tcg: Make some tcg-target.c routines static.Richard Henderson1-2/+2
2010-06-09tcg: Add TYPE parameter to tcg_out_mov.Richard Henderson1-1/+1
2010-04-25tcg/arm: fix condition in zero/sign extension functionsAurelien Jarno1-6/+6
2010-04-19tcg/arm: don't try to load constants using pcAurelien Jarno1-7/+0
2010-04-19tcg/arm: optimize register allocation orderAurelien Jarno1-5/+5
2010-04-19tcg/arm: fix argument alignment in qemu_st64Aurelien Jarno1-9/+10
2010-04-19tcg/arm: remove useless register tests in qemu_ld/stAurelien Jarno1-20/+10
2010-04-19tcg/arm: bswap arguments in qemu_ld/st if neededAurelien Jarno1-69/+159
2010-04-19tcg/arm: use ext* ops in qemu_ldAurelien Jarno1-18/+12
2010-04-19tcg/arm: remove conditional argument for qemu_ld/stAurelien Jarno1-51/+49
2010-04-19tcg/arm: add bswap opsAurelien Jarno2-2/+44
2010-04-19tcg/arm: add ext16u opAurelien Jarno2-20/+50
2010-04-19tcg/arm: add rotation opsAurelien Jarno2-1/+20
2010-04-19tcg/arm: use the blx instruction when possibleAurelien Jarno1-4/+12
2010-04-19tcg/arm: sxtb and sxth are available starting with ARMv6Aurelien Jarno1-2/+2
2010-04-19tcg/arm: add variables to define the allowed instructions setAurelien Jarno1-39/+84
2010-04-19tcg/arm: align 64-bit arguments in function callsAurelien Jarno1-0/+1
2010-04-19tcg/arm: replace integer values by registers enumAurelien Jarno1-109/+124
2010-04-19tcg/arm: remove store signed functionsAurelien Jarno1-62/+10
2010-04-19tcg/arm: explicitely list clobbered/reserved regsAurelien Jarno2-5/+11
2010-04-19tcg/arm: remove SAVE_LR codeAurelien Jarno1-43/+0
2010-03-28tcg/arm: Replace qemu_ld32u (left over from previous commit)Stefan Weil1-1/+1
2010-03-26tcg: Disambiguate qemu_ld32u with 32-bit and 64-bit outputs.Richard Henderson1-2/+2
2010-03-26tcg: Allow target-specific implementation of NOR.Richard Henderson1-0/+1
2010-03-26tcg: Allow target-specific implementation of NAND.Richard Henderson1-0/+1
2010-03-26tcg: Allow target-specific implementation of EQV.Richard Henderson1-0/+1
2010-03-26tcg: Name the opcode enumeration.Richard Henderson1-1/+1
2010-03-26remove remaining occurrences AREG[1-9] and TCG_AREG[1-9]Paolo Bonzini1-2/+0
2010-03-20tcg/arm: don't save/restore r7 in prologue/epilogueAurelien Jarno1-6/+6
2010-03-20tcg/arm: fix load/store definitions for 32-bit targetsAurelien Jarno1-0/+14
2010-03-14tcg/arm: use helpers for divu/remuAurelien Jarno2-95/+0
2010-03-14tcg: add div/rem 32-bit helpersAurelien Jarno1-0/+1
2010-03-13tcg/arm: implement andc opAurelien Jarno2-1/+5
2010-03-13tcg/arm: correctly save/restore registers in prologue/epilogueAurelien Jarno1-4/+7
2010-03-12Remove TLB from userspacePaul Brook1-0/+2
2010-03-02tcg/arm: merge the two sets of #define for optional opsAurelien Jarno1-14/+5
2010-03-02tcg/arm: accept immediate arguments for brcond/setcondAurelien Jarno1-6/+20
2010-03-02Add a missing breakAndrzej Zaborowski1-0/+1
2010-03-02tcg/arm: implement setcond2Aurelien Jarno1-0/+11
2010-03-02tcg/arm: implement setcondAurelien Jarno1-0/+9
2010-03-02tcg/arm: fix div2/divu2Aurelien Jarno1-6/+24
2010-02-20tcg: Add comments for all optional instructions not implemented.Richard Henderson1-0/+14
2009-09-26ARM back-end: Use sxt[bh] instructions for ext{8, 6}sLaurent Desnogues1-0/+10
2009-09-25Suppress some variants of English in commentsStefan Weil1-2/+2
2009-08-25ARM back-end: Fix encode_immLaurent Desnogues1-0/+2
2009-08-22ARM back-end: Handle all possible immediates for ALU opsLaurent Desnogues1-5/+32
generated by cgit v1.1 at 2024-11-02 01:26:14 +0000