aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)AuthorFilesLines
2020-08-21target/xtensa: implement FPU division and square rootMax Filippov3-0/+132
2020-08-21target/xtensa: add DFPU registers and opcodesMax Filippov6-34/+1413
2020-08-21target/xtensa: add DFPU optionMax Filippov2-0/+25
2020-08-21target/xtensa: don't access BR regfile directlyMax Filippov3-34/+42
2020-08-21target/xtensa: move FSR/FCR register accessorsMax Filippov1-32/+32
2020-08-21target/xtensa: rename FPU2000 translators and helpersMax Filippov3-55/+57
2020-08-21target/xtensa: support copying registers up to 64 bits wideMax Filippov2-5/+22
2020-08-21target/xtensa: add geometry to xtensa_get_regfile_by_nameMax Filippov3-10/+31
2020-08-21target/xtensa: implement NMI supportMax Filippov3-9/+21
2020-08-21target/xtensa: make opcode properties more dynamicMax Filippov2-265/+278
2020-08-21target/s390x: fix meson.build issuePaolo Bonzini1-1/+1
2020-08-21meson: link emulators without Makefile.targetPaolo Bonzini1-0/+13
2020-08-21meson: targetPaolo Bonzini57-320/+575
2020-08-21meson: convert target/s390x/gen-features.hMarc-André Lureau5-22/+12
2020-08-21meson: rename .inc.h files to .h.incPaolo Bonzini3-2/+2
2020-08-21meson: rename included C source files to .c.incPaolo Bonzini67-95/+95
2020-08-21trace: switch position of headers to what Meson requiresPaolo Bonzini8-0/+8
2020-08-13target/ppc: Integrate icount to purr, vtb, and tbu40Gustavo Romero1-0/+30
2020-08-12target/ppc: Fix SPE unavailable exception triggeringMatthieu Bucchianeri1-33/+64
2020-08-12target/ppc: add vmulh{su}d instructionsLijun Pan4-0/+22
2020-08-12target/ppc: add vmulh{su}w instructionsLijun Pan4-2/+29
2020-08-12target/ppc: add vmulld instructionLijun Pan2-0/+5
2020-08-12target/ppc: convert vmuluwm to tcg_gen_gvec_mulLijun Pan3-15/+1
2020-08-12target/ppc: add byte-reverse br[dwh] instructionsLijun Pan1-0/+40
2020-08-12target/ppc: Enable Power ISA 3.1Lijun Pan2-2/+2
2020-08-12target/ppc: Introduce Power ISA 3.1 flagLijun Pan1-0/+2
2020-08-12target/ppc: Fix TCG leak with the evmwsmiaa instructionMatthieu Bucchianeri1-2/+2
2020-08-05target/arm: Fix Rt/Rt2 in ESR_ELx for copro traps from AArch32 to 64Peter Maydell1-1/+91
2020-08-05target/riscv/vector_helper: Fix build on 32-bit big endian hostsThomas Huth1-2/+2
2020-08-04target/arm: Fix decode of LDRA[AB] instructionsPeter Collingbourne1-2/+4
2020-08-03target/arm: Avoid maybe-uninitialized warning with gcc 4.9Kaige Li1-1/+1
2020-08-03target/arm: Fix AddPAC error indicationRichard Henderson1-1/+5
2020-07-28Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20200727'...Peter Maydell2-20/+36
2020-07-27target/arm: Improve IMPDEF algorithm for IRGRichard Henderson1-7/+30
2020-07-27target/arm: Always pass cacheattr in S1_ptw_translateRichard Henderson1-13/+6
2020-07-27Merge remote-tracking branch 'remotes/stsquad/tags/pull-fixes-for-rc2-270720-...Peter Maydell1-213/+213
2020-07-27target/i386: floatx80: avoid compound literals in static initializersLaszlo Ersek1-213/+213
2020-07-27pseries: fix kvmppc_set_fwnmi()Laurent Vivier2-4/+3
2020-07-26Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20200725' into stagingPeter Maydell2-0/+3
2020-07-24target/i386: Save cc_op before loop insnsRichard Henderson1-0/+1
2020-07-24target/hppa: Free some temps in do_subRichard Henderson1-0/+2
2020-07-24Merge remote-tracking branch 'remotes/armbru/tags/pull-error-2020-07-24' into...Peter Maydell1-1/+1
2020-07-24error: Strip trailing '\n' from error string arguments (again)Markus Armbruster1-1/+1
2020-07-24Merge remote-tracking branch 'remotes/ehabkost/tags/x86-next-for-5.1-pull-req...Peter Maydell1-5/+11
2020-07-23KVM: fix CPU reset wrt HF2_GIF_MASKVitaly Kuznetsov1-5/+11
2020-07-22target/riscv: Fix the range of pmpcfg of CSR funcion tableZong Li1-1/+1
2020-07-22target/riscv: fix vector index load/store constraintsLIU Zhiwei1-1/+9
2020-07-22target/riscv: Quiet Coverity complains about vamo*LIU Zhiwei1-0/+1
2020-07-20hw/arm/virt: Enable MTE via a machine propertyRichard Henderson2-10/+14
2020-07-16i386: hvf: Explicitly set CR4 guest/host maskRoman Bolshakov1-0/+1