aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)AuthorFilesLines
2023-01-23target/arm/sme: Rebuild hflags in aarch64_set_svcr()Richard Henderson2-9/+5
2023-01-23target/arm/sme: Reset ZA state in aarch64_set_svcr()Richard Henderson2-12/+12
2023-01-23target/arm/sme: Reset SVE state in aarch64_set_svcr()Richard Henderson3-11/+13
2023-01-23target/arm/sme: Introduce aarch64_set_svcr()Richard Henderson3-2/+11
2023-01-23target/arm/sme: Rebuild hflags in set_pstate() helpersRichard Henderson2-1/+2
2023-01-23target/arm/sme: Reorg SME access handling in handle_msr_i()Richard Henderson1-11/+13
2023-01-23target/arm: Unify checking for M Main Extension in MRS/MSRDavid Reiss1-2/+20
2023-01-23target/arm: Widen cnthctl_el2 to uint64_tRichard Henderson1-1/+1
2023-01-20Merge tag 'pull-riscv-to-apply-20230120' of https://github.com/alistair23/qem...Peter Maydell8-255/+328
2023-01-20Merge tag 'pull-include-2023-01-20' of https://repo.or.cz/qemu/armbru into st...Peter Maydell1-0/+1
2023-01-20include/block: Untangle inclusion loopsMarkus Armbruster1-0/+1
2023-01-20target/riscv: Remove helper_set_rod_rounding_modeRichard Henderson3-10/+0
2023-01-20target/riscv: Introduce helper_set_rounding_mode_chkfrmRichard Henderson4-20/+61
2023-01-20target/riscv: Trap on writes to stimecmp from VS when hvictl.VTI=1Andrew Bresticker1-0/+6
2023-01-20target/riscv: Fix up masking of vsip/vsie accessesAndrew Bresticker1-24/+11
2023-01-20target/riscv: Use TARGET_FMT_lx for env->mhartidBin Meng1-3/+3
2023-01-20target/riscv/cpu.c: do not skip misa logic in riscv_cpu_realize()Daniel Henrique Barboza1-194/+205
2023-01-20target/riscv/cpu: set cpu->cfg in register_cpu_props()Daniel Henrique Barboza2-0/+44
2023-01-20target/riscv/cpu.c: Fix elen checkDongxue Zhang1-1/+1
2023-01-20hw/char: riscv_htif: Move registers from CPUArchState to HTIFStateBin Meng2-8/+2
2023-01-18bulk: Rename TARGET_FMT_plx -> HWADDR_FMT_plxPhilippe Mathieu-Daudé13-49/+49
2023-01-16Merge tag 'm68k-next-pull-request' of https://github.com/vivier/qemu-m68k int...Peter Maydell1-18/+31
2023-01-16Merge tag 'mips-20230113' of https://github.com/philmd/qemu into stagingPeter Maydell8-83/+42
2023-01-16target/m68k: fix FPSR quotient byte for frem instructionMark Cave-Ayland1-10/+19
2023-01-16target/m68k: fix FPSR quotient byte for fmod instructionMark Cave-Ayland1-5/+4
2023-01-16target/m68k: pass sign directly into make_quotient()Mark Cave-Ayland1-10/+13
2023-01-16target/m68k: pass quotient directly into make_quotient()Mark Cave-Ayland1-9/+11
2023-01-13target/mips: Restrict 'qapi-commands-machine.h' to system emulationPhilippe Mathieu-Daudé3-29/+40
2023-01-13mips: Always include nanomips disassemblerPaolo Bonzini1-2/+0
2023-01-13target/arm: allow writes to SCR_EL3.HXEn bit when FEAT_HCX is enabledEvgeny Iakovlev1-0/+3
2023-01-13mips: Remove support for trap and emulate KVMPaolo Bonzini6-52/+2
2023-01-12target/arm: Fix sve_probe_pageRichard Henderson1-5/+9
2023-01-11target/i386: fix operand size of unary SSE operationsPaolo Bonzini1-5/+6
2023-01-11target/i386: Remove compilation errors when -Werror=maybe-uninitializedEric Auger1-0/+4
2023-01-11i386: Emit correct error code for 64-bit IDT entryJoe Richey1-4/+4
2023-01-09Merge tag 'pull-request-2023-01-09' of https://gitlab.com/thuth/qemu into sta...Peter Maydell5-7/+14
2023-01-09target/s390x: Restrict sysemu/reset.h to system emulationPhilippe Mathieu-Daudé1-1/+3
2023-01-09target/s390x/tcg/excp_helper: Restrict system headers to sysemuPhilippe Mathieu-Daudé1-4/+4
2023-01-09target/s390x/tcg/misc_helper: Remove unused "memory.h" includePhilippe Mathieu-Daudé1-1/+0
2023-01-09hw/s390x/pv: Restrict Protected Virtualization to sysemuPhilippe Mathieu-Daudé2-1/+7
2023-01-08Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into stagingPeter Maydell2-6/+13
2023-01-06Merge tag 'pull-riscv-to-apply-20230106' of https://github.com/alistair23/qem...Peter Maydell18-108/+874
2023-01-06Merge tag 'pull-tcg-20230105' of https://gitlab.com/rth7680/qemu into stagingPeter Maydell4-46/+10
2023-01-06Merge tag 'pull-hex-20230105' of https://github.com/quic/qemu into stagingPeter Maydell6-15/+56
2023-01-06RISC-V: Add Zawrs ISA extension supportChristoph Muellner5-0/+64
2023-01-06target/riscv: Clear mstatus.MPRV when leaving M-mode for priv spec 1.12+Bin Meng1-0/+6
2023-01-06target/riscv: Simplify helper_sret() a little bitBin Meng1-14/+6
2023-01-06target/riscv: Set pc_succ_insn for !rvc illegal insnRichard Henderson1-8/+4
2023-01-06target/riscv: Fix mret exception cause when no pmp rule is configuredBin Meng1-1/+1
2023-01-06target/riscv: Add some comments for sstatus CSR in riscv_cpu_dump_state()Bin Meng1-0/+4