index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
Files
Lines
2020-03-12
target/arm: Fix some comment typos
Peter Maydell
2
-2
/
+2
2020-03-12
target/arm: Recalculate hflags correctly after writes to CONTROL
Peter Maydell
3
-4
/
+16
2020-03-12
target/arm: Update hflags in trans_CPS_v7m()
Peter Maydell
1
-1
/
+4
2020-03-10
s390x: ipl: Consolidate iplb validity check into one function
Janosch Frank
1
-1
/
+1
2020-03-05
RISC-V: Add a missing "," in riscv_excp_names
Palmer Dabbelt
1
-2
/
+2
2020-03-05
target/arm: Clean address for DC ZVA
Richard Henderson
1
-1
/
+1
2020-03-05
target/arm: Use DEF_HELPER_FLAGS for helper_dc_zva
Richard Henderson
1
-1
/
+1
2020-03-05
target/arm: Move helper_dc_zva to helper-a64.c
Richard Henderson
4
-94
/
+92
2020-03-05
target/arm: Apply TBI to ESR_ELx in helper_exception_return
Richard Henderson
1
-1
/
+22
2020-03-05
target/arm: Introduce core_to_aa64_mmu_idx
Richard Henderson
2
-1
/
+7
2020-03-05
target/arm: Optimize cpu_mmu_index
Richard Henderson
2
-15
/
+13
2020-03-05
target/arm: Replicate TBI/TBID bits for single range regimes
Richard Henderson
1
-2
/
+4
2020-03-05
target/arm: Honor the HCR_EL2.TTLB bit
Richard Henderson
1
-30
/
+55
2020-03-05
target/arm: Honor the HCR_EL2.TPU bit
Richard Henderson
1
-20
/
+31
2020-03-05
target/arm: Honor the HCR_EL2.TPCP bit
Richard Henderson
1
-8
/
+31
2020-03-05
target/arm: Honor the HCR_EL2.TACR bit
Richard Henderson
1
-4
/
+14
2020-03-05
target/arm: Honor the HCR_EL2.TSW bit
Richard Henderson
1
-6
/
+16
2020-03-05
target/arm: Honor the HCR_EL2.{TVM,TRVM} bits
Richard Henderson
1
-27
/
+55
2020-03-05
target/arm: Improve masking in arm_hcr_el2_eff
Richard Henderson
1
-4
/
+27
2020-03-05
target/arm: Remove EL2 and EL3 setup from user-only
Richard Henderson
1
-6
/
+0
2020-03-05
target/arm: Disable has_el2 and has_el3 for user-only
Richard Henderson
1
-2
/
+4
2020-03-05
target/arm: Add HCR_EL2 bit definitions from ARMv8.6
Richard Henderson
1
-0
/
+7
2020-03-05
target/arm: Improve masking of HCR/HCR2 RES0 bits
Richard Henderson
1
-13
/
+25
2020-03-05
target/arm: Implement (trivially) ARMv8.2-TTCNP
Peter Maydell
3
-0
/
+7
2020-03-03
Merge remote-tracking branch 'remotes/palmer/tags/riscv-for-master-5.0-sf3' i...
Peter Maydell
10
-133
/
+1223
2020-02-28
target/arm: Implement ARMv8.3-CCIDX
Peter Maydell
2
-1
/
+35
2020-02-28
target/arm: Implement v8.4-RCPC
Peter Maydell
3
-1
/
+96
2020-02-28
target/arm: Implement v8.3-RCPC
Peter Maydell
3
-0
/
+30
2020-02-28
target/arm: Fix wrong use of FIELD_EX32 on ID_AA64DFR0
Peter Maydell
1
-2
/
+2
2020-02-28
target/arm: Split VMINMAXNM decode
Richard Henderson
2
-77
/
+44
2020-02-28
target/arm: Split VFM decode
Richard Henderson
2
-14
/
+55
2020-02-28
target/arm: Add formats for some vfp 2 and 3-register insns
Richard Henderson
1
-90
/
+60
2020-02-28
target/arm: Remove ARM_FEATURE_VFP*
Richard Henderson
5
-37
/
+0
2020-02-28
target/arm: Move the vfp decodetree calls next to the base isa
Richard Henderson
1
-54
/
+29
2020-02-28
target/arm: Move VLLDM and VLSTM to vfp.decode
Richard Henderson
3
-44
/
+50
2020-02-28
target/arm: Remove ARM_FEATURE_VFP check from disas_vfp_insn
Richard Henderson
1
-4
/
+0
2020-02-28
target/arm: Replace ARM_FEATURE_VFP4 with isar_feature_aa32_simdfmac
Richard Henderson
4
-6
/
+36
2020-02-28
target/arm: Add missing checks for fpsp_v2
Richard Henderson
1
-9
/
+69
2020-02-28
target/arm: Replace ARM_FEATURE_VFP3 checks with fp{sp, dp}_v3
Richard Henderson
1
-16
/
+8
2020-02-28
target/arm: Perform fpdp_v2 check first
Richard Henderson
1
-69
/
+71
2020-02-28
target/arm: Add isar_feature_aa64_fp_simd, isar_feature_aa32_vfp
Richard Henderson
3
-5
/
+20
2020-02-28
target/arm: Add isar_feature_aa32_{fpsp_v2, fpsp_v3, fpdp_v3}
Richard Henderson
1
-0
/
+18
2020-02-28
target/arm: Rename isar_feature_aa32_fpdp_v2
Richard Henderson
2
-22
/
+22
2020-02-28
target/arm: Add isar_feature_aa32_vfp_simd
Richard Henderson
5
-14
/
+25
2020-02-28
target/arm: Set ID_MMFR4.HPDS for aarch64_max_initfn
Richard Henderson
1
-0
/
+1
2020-02-27
target/riscv: Emulate TIME CSRs for privileged mode
Anup Patel
3
-4
/
+92
2020-02-27
target/riscv: Allow enabling the Hypervisor extension
Alistair Francis
2
-0
/
+6
2020-02-27
target/riscv: Add the MSTATUS_MPV_ISSET helper macro
Alistair Francis
4
-4
/
+15
2020-02-27
target/riscv: Add support for the 32-bit MSTATUSH CSR
Alistair Francis
6
-0
/
+62
2020-02-27
target/riscv: Set htval and mtval2 on execptions
Alistair Francis
1
-0
/
+10
[next]