aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)AuthorFilesLines
2019-03-12spapr: Use CamelCase properlyDavid Gibson1-2/+2
2019-03-12target/ppc: Optimize x[sv]xsigdp using deposit_i64()Philippe Mathieu-Daudé1-8/+4
2019-03-12target/ppc: Optimize xviexpdp() using deposit_i64()Philippe Mathieu-Daudé1-11/+3
2019-03-12target/ppc: add HV support for POWER9Cédric Le Goater1-1/+2
2019-03-12target/ppc: introduce vsr64_offset() to simplify get_cpu_vsr{l,h}() and set_c...Mark Cave-Ayland2-40/+14
2019-03-12target/ppc: switch fpr/vsrl registers so all VSX registers are in host endian...Mark Cave-Ayland3-10/+10
2019-03-12target/ppc: improve avr64_offset() and use it to simplify get_avr64()/set_avr...Mark Cave-Ayland3-19/+7
2019-03-12target/ppc: introduce avr_full_offset() functionMark Cave-Ayland3-17/+22
2019-03-12target/ppc: move Vsr* macros from internal.h to cpu.hMark Cave-Ayland2-19/+20
2019-03-12target/ppc: introduce single vsrl_offset() functionMark Cave-Ayland2-7/+12
2019-03-12target/ppc: introduce single fpr_offset() functionMark Cave-Ayland2-3/+8
2019-03-12target/ppc/spapr: Enable H_PAGE_INIT in-kernel handlingSuraj Jitindar Singh2-0/+10
2019-03-12target/ppc: Refactor kvm_handle_debugFabiano Rosas1-36/+50
2019-03-12target/ppc: Move handling of hardware breakpoints to a separate functionFabiano Rosas1-19/+28
2019-03-12target/ppc: Move exception vector offset computation into a functionFabiano Rosas1-11/+19
2019-03-12target/ppc/spapr: Add SPAPR_CAP_CCF_ASSISTSuraj Jitindar Singh2-0/+22
2019-03-12target/ppc/spapr: Add workaround option to SPAPR_CAP_IBSSuraj Jitindar Singh1-1/+7
2019-03-12target/ppc: Implement large decrementer support for KVMSuraj Jitindar Singh2-0/+54
2019-03-12target/ppc: Implement large decrementer support for TCGSuraj Jitindar Singh5-6/+11
2019-03-11Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell3-1/+13
2019-03-11i386: extended the cpuid_level when Intel PT is enabledLuwei Kang2-0/+12
2019-03-11target-i386: add kvm stubs to user-mode emulatorsPaolo Bonzini1-1/+1
2019-03-11s390x/tcg: Implement VECTOR UNPACK *David Hildenbrand2-0/+46
2019-03-11s390x/tcg: Implement VECTOR STORE WITH LENGTHDavid Hildenbrand4-0/+40
2019-03-11s390x/tcg: Implement VECTOR STORE MULTIPLEDavid Hildenbrand2-0/+32
2019-03-11s390x/tcg: Implement VECTOR STORE ELEMENTDavid Hildenbrand2-0/+23
2019-03-11s390x/tcg: Implement VECTOR STOREDavid Hildenbrand2-0/+19
2019-03-11s390x/tcg: Provide probe_write_access helperDavid Hildenbrand3-0/+29
2019-03-11s390x/tcg: Implement VECTOR SIGN EXTEND TO DOUBLEWORDDavid Hildenbrand2-0/+35
2019-03-11s390x/tcg: Implement VECTOR SELECTDavid Hildenbrand2-0/+43
2019-03-11s390x/tcg: Implement VECTOR SCATTER ELEMENTDavid Hildenbrand2-0/+25
2019-03-11s390x/tcg: Implement VECTOR REPLICATE IMMEDIATEDavid Hildenbrand2-0/+16
2019-03-11s390x/tcg: Implement VECTOR REPLICATEDavid Hildenbrand2-0/+18
2019-03-11s390x/tcg: Implement VECTOR PERMUTE DOUBLEWORD IMMEDIATEDavid Hildenbrand2-0/+18
2019-03-11s390x/tcg: Implement VECTOR PERMUTEDavid Hildenbrand4-0/+34
2019-03-11s390x/tcg: Implement VECTOR PACK *David Hildenbrand4-0/+215
2019-03-11s390x/tcg: Implement VECTOR MERGE (HIGH|LOW)David Hildenbrand2-0/+46
2019-03-11s390x/tcg: Implement VECTOR LOAD WITH LENGTHDavid Hildenbrand3-0/+22
2019-03-11s390x/tcg: Implement VECTOR LOAD VR FROM GRS DISJOINTDavid Hildenbrand2-0/+9
2019-03-11s390x/tcg: Implement VECTOR LOAD VR ELEMENT FROM GRDavid Hildenbrand2-0/+43
2019-03-11s390x/tcg: Implement VECTOR LOAD TO BLOCK BOUNDARYDavid Hildenbrand5-0/+75
2019-03-11s390x/tcg: Implement VECTOR LOAD MULTIPLEDavid Hildenbrand2-0/+42
2019-03-11s390x/tcg: Implement VECTOR LOAD LOGICAL ELEMENT AND ZERODavid Hildenbrand2-0/+48
2019-03-11s390x/tcg: Implement VECTOR LOAD GR FROM VR ELEMENTDavid Hildenbrand2-0/+65
2019-03-11s390x/tcg: Implement VECTOR LOAD ELEMENT IMMEDIATEDavid Hildenbrand2-0/+22
2019-03-11s390x/tcg: Implement VECTOR LOAD ELEMENTDavid Hildenbrand2-0/+23
2019-03-11s390x/tcg: Implement VECTOR LOAD AND REPLICATEDavid Hildenbrand2-0/+21
2019-03-11s390x/tcg: Implement VECTOR LOADDavid Hildenbrand2-0/+27
2019-03-11s390x/tcg: Implement VECTOR GENERATE MASKDavid Hildenbrand2-0/+49
2019-03-11s390x/tcg: Implement VECTOR GENERATE BYTE MASKDavid Hildenbrand3-0/+42