index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
Files
Lines
2020-06-19
hw/riscv: sifive: Change SiFive E/U CPU reset vector to 0x1004
Bin Meng
1
-8
/
+8
2020-06-19
target/riscv: Rename IBEX CPU init routine
Bin Meng
1
-2
/
+2
2020-06-19
target/riscv: Use a smaller guess size for no-MMU PMP
Alistair Francis
1
-5
/
+9
2020-06-19
target/riscv: Implement checks for hfence
Alistair Francis
3
-26
/
+24
2020-06-19
target/riscv: Move the hfence instructions to the rvh decode
Alistair Francis
4
-41
/
+63
2020-06-19
target/riscv: Report errors validating 2nd-stage PTEs
Alistair Francis
1
-2
/
+7
2020-06-19
target/riscv: Set access as data_load when validating stage-2 PTEs
Alistair Francis
1
-1
/
+1
2020-06-19
riscv: Keep the CPU init routine names consistent
Bin Meng
1
-4
/
+4
2020-06-19
riscv: Generalize CPU init routine for the imacu CPU
Bin Meng
1
-21
/
+10
2020-06-19
riscv: Generalize CPU init routine for the gcsu CPU
Bin Meng
1
-14
/
+6
2020-06-19
riscv: Generalize CPU init routine for the base CPU
Bin Meng
1
-13
/
+5
2020-06-19
riscv: Add helper to make NaN-boxing for FP register
Ian Jiang
1
-2
/
+15
2020-06-18
vfio-ccw: Add support for the schib region
Farhan Ali
1
-2
/
+1
2020-06-16
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20200616'...
Peter Maydell
7
-689
/
+1302
2020-06-16
Merge remote-tracking branch 'remotes/armbru/tags/pull-qom-2020-06-15' into s...
Peter Maydell
1
-2
/
+1
2020-06-16
target/arm/cpu: adjust virtual time for all KVM arm cpus
fangying
3
-13
/
+15
2020-06-16
target/arm: Convert Neon VDUP (scalar) to decodetree
Peter Maydell
3
-24
/
+34
2020-06-16
target/arm: Convert Neon VTBL, VTBX to decodetree
Peter Maydell
3
-37
/
+63
2020-06-16
target/arm: Convert Neon VEXT to decodetree
Peter Maydell
3
-57
/
+85
2020-06-16
target/arm: Convert Neon 2-reg-scalar long multiplies to decodetree
Peter Maydell
3
-176
/
+187
2020-06-16
target/arm: Convert Neon 2-reg-scalar VQRDMLAH, VQRDMLSH to decodetree
Peter Maydell
3
-36
/
+79
2020-06-16
target/arm: Convert Neon 2-reg-scalar VQDMULH, VQRDMULH to decodetree
Peter Maydell
3
-40
/
+34
2020-06-16
target/arm: Convert Neon 2-reg-scalar float multiplies to decodetree
Peter Maydell
3
-34
/
+71
2020-06-16
target/arm: Convert Neon 2-reg-scalar integer multiplies to decodetree
Peter Maydell
3
-71
/
+154
2020-06-16
target/arm: Add missing TCG temp free in do_2shift_env_64()
Peter Maydell
1
-0
/
+1
2020-06-16
target/arm: Add 'static' and 'const' annotations to VSHLL function arrays
Peter Maydell
1
-2
/
+2
2020-06-16
target/arm: Convert Neon 3-reg-diff polynomial VMULL
Peter Maydell
3
-57
/
+48
2020-06-16
target/arm: Convert Neon 3-reg-diff saturating doubling multiplies
Peter Maydell
3
-55
/
+92
2020-06-16
target/arm: Convert Neon 3-reg-diff long multiplies
Peter Maydell
3
-15
/
+86
2020-06-16
target/arm: Convert Neon 3-reg-diff VABAL, VABDL to decodetree
Peter Maydell
4
-28
/
+142
2020-06-16
target/arm: Convert Neon 3-reg-diff narrowing ops to decodetree
Peter Maydell
3
-80
/
+104
2020-06-16
target/arm: Convert Neon 3-reg-diff prewidening ops to decodetree
Peter Maydell
3
-12
/
+151
2020-06-16
target/arm: Fix missing temp frees in do_vshll_2sh
Peter Maydell
1
-0
/
+2
2020-06-15
qdev: Convert bus-less devices to qdev_realize() with Coccinelle
Markus Armbruster
1
-2
/
+1
2020-06-15
target/mips: msa: Split helpers for MULV.<B|H|W|D>
Aleksandar Markovic
3
-9
/
+91
2020-06-15
target/mips: msa: Split helpers for SUBV.<B|H|W|D>
Aleksandar Markovic
3
-11
/
+91
2020-06-15
target/mips: msa: Split helpers for SUBSUU_S.<B|H|W|D>
Aleksandar Markovic
3
-20
/
+103
2020-06-15
target/mips: msa: Split helpers for SUBSUS_U.<B|H|W|D>
Aleksandar Markovic
3
-20
/
+103
2020-06-15
target/mips: msa: Split helpers for SUBS_U.<B|H|W|D>
Aleksandar Markovic
3
-10
/
+93
2020-06-15
target/mips: msa: Split helpers for SUBS_S.<B|H|W|D>
Aleksandar Markovic
3
-14
/
+97
2020-06-15
target/mips: msa: Split helpers for DOTP_U.<H|W|D>
Aleksandar Markovic
3
-14
/
+67
2020-06-15
target/mips: msa: Split helpers for DOTP_S.<H|W|D>
Aleksandar Markovic
3
-14
/
+69
2020-06-15
target/mips: msa: Split helpers for DPSUB_U.<H|W|D>
Aleksandar Markovic
3
-15
/
+68
2020-06-15
target/mips: msa: Split helpers for DPSUB_S.<H|W|D>
Aleksandar Markovic
3
-15
/
+68
2020-06-15
target/mips: msa: Split helpers for DPADD_U.<H|W|D>
Aleksandar Markovic
3
-15
/
+68
2020-06-15
target/mips: msa: Split helpers for DPADD_S.<H|W|D>
Aleksandar Markovic
3
-28
/
+78
2020-06-15
target/mips: msa: Split helpers for MSUBV.<B|H|W|D>
Aleksandar Markovic
3
-11
/
+93
2020-06-15
target/mips: msa: Split helpers for MADDV.<B|H|W|D>
Aleksandar Markovic
3
-12
/
+92
2020-06-15
target/mips: Add comments for vendor-specific ASEs
Jiaxun Yang
1
-0
/
+4
2020-06-15
target/mips: Legalize Loongson insn flags
Jiaxun Yang
2
-8
/
+9
[next]