aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)AuthorFilesLines
2018-03-01s390x/tcg: fix loading 31bit PSWs with the highest bit setDavid Hildenbrand1-0/+4
2018-02-26s390x: remove s390_get_memslot_countCornelia Huck5-24/+0
2018-02-26s390x/sclp: remove memory hotplug supportDavid Hildenbrand1-1/+0
2018-02-26s390x/cpumodel: document S390FeatDef.bit not applicableHalil Pasic1-2/+6
2018-02-26qmp: expose s390-specific CPU infoViktor Mihajlovski4-40/+37
2018-02-26s390x/tcg: add various alignment checksDavid Hildenbrand3-9/+75
2018-02-26s390x/tcg: fix disabling/enabling DATDavid Hildenbrand3-5/+14
2018-02-26s390x/cpu: expose the guest crash informationChristian Borntraeger4-9/+58
2018-02-22target/arm: Fix register definitions for VMIDR and VMPIDRPeter Maydell1-4/+4
2018-02-21target/*/cpu.h: remove softfloat.hAlex Bennée43-26/+29
2018-02-19mem: add share parameter to memory-backend-ramMarcel Apfelbaum1-2/+2
2018-02-16target/ppc: convert to TranslatorOpsEmilio G. Cota1-162/+167
2018-02-16target/ppc: convert to DisasContextBaseEmilio G. Cota3-86/+91
2018-02-15target/arm: Implement v8M MSPLIM and PSPLIM registersPeter Maydell3-0/+69
2018-02-15target/arm: Migrate v7m.other_spPeter Maydell1-0/+11
2018-02-15target/arm: Add AIRCR to vmstate structPeter Maydell1-0/+4
2018-02-15target/arm: Implement writing to CONTROL_NS for v8MPeter Maydell1-0/+10
2018-02-15hw/intc/armv7m_nvic: Implement SCRPeter Maydell2-0/+19
2018-02-15hw/intc/armv7m_nvic: Implement cache ID registersPeter Maydell2-0/+62
2018-02-15hw/intc/armv7m_nvic: Don't hardcode M profile ID registers in NVICPeter Maydell1-0/+28
2018-02-15target/arm: Handle SVE registers when using clear_vec_highRichard Henderson1-100/+62
2018-02-15target/arm: Enforce access to ZCR_EL at translationRichard Henderson4-19/+28
2018-02-15target/arm: Suppress TB end for FPCR/FPSRRichard Henderson1-2/+2
2018-02-15target/arm: Enforce FP access to FPCR/FPSRRichard Henderson3-19/+25
2018-02-15target/arm: Remove ARM_CP_64BIT from ZCR_EL registersRichard Henderson1-4/+4
2018-02-14m68k: implement movep instructionPavel Dovgalyuk3-0/+49
2018-02-13hax: Support guest RAM sizes of 4GB or moreYu Ning8-25/+88
2018-02-10Drop unneeded system header includesEric Blake2-3/+0
2018-02-09Merge remote-tracking branch 'remotes/armbru/tags/pull-misc-2018-02-07-v4' in...Peter Maydell28-37/+25
2018-02-09Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20180209'...Peter Maydell10-111/+1302
2018-02-09Drop superfluous includes of qapi/qmp/qjson.hMarkus Armbruster1-1/+0
2018-02-09Include qapi/qmp/qnull.h exactly where neededMarkus Armbruster2-1/+1
2018-02-09Include qapi/qmp/qbool.h exactly where neededMarkus Armbruster1-1/+0
2018-02-09Include qapi/qmp/qdict.h exactly where neededMarkus Armbruster3-0/+4
2018-02-09qdict qlist: Make most helper macros functionsMarkus Armbruster1-0/+1
2018-02-09Eliminate qapi/qmp/types.hMarkus Armbruster1-1/+0
2018-02-09Include qapi/error.h exactly where neededMarkus Armbruster11-8/+4
2018-02-09Merge remote-tracking branch 'remotes/cohuck/tags/s390x-20180209' into stagingPeter Maydell16-420/+563
2018-02-09target/arm/translate.c: Fix missing 'break' for TT insnsPeter Maydell1-0/+1
2018-02-09target/arm/kvm: gic: Prevent creating userspace GICv3 with KVMChristoffer Dall1-0/+4
2018-02-09target/arm: Add SVE state to TB->FLAGSRichard Henderson4-1/+36
2018-02-09target/arm: Add ZCR_ELxRichard Henderson2-0/+136
2018-02-09target/arm: Add SVE to migration stateRichard Henderson1-0/+53
2018-02-09target/arm: Add predicate registers for SVERichard Henderson1-0/+12
2018-02-09target/arm: Expand vector registers for SVERichard Henderson4-28/+81
2018-02-09target/arm: enable user-mode SHA-3, SM3, SM4 and SHA-512 instruction supportArd Biesheuvel1-0/+4
2018-02-09target/arm: implement SM4 instructionsArd Biesheuvel4-0/+103
2018-02-09target/arm: implement SM3 instructionsArd Biesheuvel4-3/+186
2018-02-09target/arm: implement SHA-3 instructionsArd Biesheuvel2-4/+145
2018-02-09target/arm: implement SHA-512 instructionsArd Biesheuvel4-1/+205
generated by cgit v1.1 at 2024-11-01 02:22:03 +0000