index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
Files
Lines
2018-05-21
i386: define the AMD 'virt-ssbd' CPUID feature bit (CVE-2018-3639)
Konrad Rzeszutek Wilk
1
-1
/
+1
2018-05-21
i386: Define the Virt SSBD MSR and handling of it (CVE-2018-3639)
Konrad Rzeszutek Wilk
3
-2
/
+36
2018-05-21
i386: define the 'ssbd' CPUID feature bit (CVE-2018-3639)
Daniel P. Berrangé
2
-1
/
+2
2018-05-21
Merge remote-tracking branch 'remotes/mjt/tags/trivial-patches-fetch' into st...
Peter Maydell
10
-188
/
+64
2018-05-20
Remove unnecessary variables for function return value
Laurent Vivier
8
-186
/
+62
2018-05-20
tcg: fix s/compliment/complement/ typos
Emilio G. Cota
2
-2
/
+2
2018-05-18
target/xtensa: Honor CPU_DUMP_FPU
Richard Henderson
1
-1
/
+2
2018-05-18
target/unicore32: Honor CPU_DUMP_FPU
Richard Henderson
1
-1
/
+3
2018-05-18
target/sparc: Honor CPU_DUMP_FPU
Richard Henderson
1
-7
/
+10
2018-05-18
target/s390x: Honor CPU_DUMP_FPU
Richard Henderson
1
-11
/
+12
2018-05-18
target/riscv: Honor CPU_DUMP_FPU
Richard Henderson
1
-5
/
+7
2018-05-18
target/ppc: Honor CPU_DUMP_FPU
Richard Henderson
1
-7
/
+13
2018-05-18
target/mips: Honor CPU_DUMP_FPU
Richard Henderson
1
-1
/
+2
2018-05-18
target/alpha: Honor CPU_DUMP_FPU
Richard Henderson
1
-9
/
+8
2018-05-18
target/arm: Implement SVE Permute - Extract Group
Richard Henderson
4
-0
/
+124
2018-05-18
target/arm: Implement SVE Integer Wide Immediate - Predicated Group
Richard Henderson
4
-1
/
+224
2018-05-18
target/arm: Implement SVE Bitwise Immediate Group
Richard Henderson
2
-0
/
+66
2018-05-18
target/arm: Implement SVE Element Count Group
Richard Henderson
4
-1
/
+465
2018-05-18
target/arm: Implement SVE floating-point trig select coefficient
Richard Henderson
4
-0
/
+72
2018-05-18
target/arm: Implement SVE floating-point exponential accelerator
Richard Henderson
4
-0
/
+125
2018-05-18
target/arm: Implement SVE Compute Vector Address Group
Richard Henderson
4
-0
/
+93
2018-05-18
target/arm: Implement SVE Bitwise Shift - Unpredicated Group
Richard Henderson
4
-0
/
+153
2018-05-18
target/arm: Implement SVE Stack Allocation Group
Richard Henderson
2
-0
/
+39
2018-05-18
target/arm: Implement SVE Index Generation Group
Richard Henderson
4
-0
/
+138
2018-05-18
target/arm: Implement SVE Integer Arithmetic - Unpredicated Group
Richard Henderson
2
-0
/
+47
2018-05-18
target/arm: Implement SVE Integer Multiply-Add Group
Richard Henderson
4
-0
/
+126
2018-05-18
target/arm: Implement SVE Integer Arithmetic - Unary Predicated Group
Richard Henderson
4
-0
/
+323
2018-05-18
target/arm: Implement SVE bitwise shift by wide elements (predicated)
Richard Henderson
4
-0
/
+86
2018-05-18
target/arm: Implement SVE bitwise shift by vector (predicated)
Richard Henderson
4
-0
/
+64
2018-05-18
target/arm: Implement SVE bitwise shift by immediate (predicated)
Richard Henderson
4
-0
/
+445
2018-05-18
target/arm: Implement SVE Integer Reduction Group
Richard Henderson
4
-0
/
+225
2018-05-18
target/arm: Implement SVE Integer Binary Arithmetic - Predicated Group
Richard Henderson
4
-0
/
+449
2018-05-18
target/arm: Implement SVE Predicate Misc Group
Richard Henderson
5
-0
/
+331
2018-05-18
target/arm: Implement SVE Predicate Logical Operations Group
Richard Henderson
5
-1
/
+429
2018-05-18
target/arm: Implement SVE predicate test
Richard Henderson
6
-1
/
+171
2018-05-18
target/arm: Implement SVE load vector/predicate
Richard Henderson
2
-0
/
+147
2018-05-18
target/arm: Implement SVE Bitwise Logical - Unpredicated Group
Richard Henderson
1
-8
/
+47
2018-05-18
target/arm: Add SVE decode skeleton
Richard Henderson
4
-1
/
+124
2018-05-18
target/arm: Introduce translate-a64.h
Richard Henderson
2
-97
/
+133
2018-05-18
target/arm: Add the XML dynamic generation
Abdallah Bouassida
4
-0
/
+129
2018-05-18
target/arm: Add "_S" suffix to the secure version of a sysreg
Abdallah Bouassida
1
-11
/
+18
2018-05-18
target/arm: Add "ARM_CP_NO_GDB" as a new bit field for ARMCPRegInfo type
Abdallah Bouassida
2
-2
/
+3
2018-05-17
fpu/softfloat: Specialize on snan_bit_is_one
Richard Henderson
4
-5
/
+0
2018-05-17
target/s390x: Remove floatX_maybe_silence_nan from conversions
Richard Henderson
1
-6
/
+6
2018-05-17
target/riscv: Remove floatX_maybe_silence_nan from conversions
Richard Henderson
1
-4
/
+2
2018-05-17
target/mips: Remove floatX_maybe_silence_nan from conversions
Richard Henderson
2
-6
/
+0
2018-05-17
target/m68k: Use floatX_silence_nan when we have already checked for SNaN
Richard Henderson
1
-1
/
+2
2018-05-17
target/hppa: Remove floatX_maybe_silence_nan from conversions
Richard Henderson
1
-2
/
+0
2018-05-17
target/arm: Remove floatX_maybe_silence_nan from conversions
Richard Henderson
2
-11
/
+2
2018-05-17
target/arm: Use floatX_silence_nan when we have already checked for SNaN
Richard Henderson
2
-9
/
+9
[next]