index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
Files
Lines
2022-09-27
target/riscv: debug: Introduce build_tdata1() to build tdata1 register content
Frank Chang
2
-5
/
+12
2022-09-27
target/riscv: debug: Determine the trigger type from tdata1.type
Frank Chang
5
-67
/
+140
2022-09-27
target/riscv: Check the correct exception cause in vector GDB stub
Frank Chang
1
-2
/
+2
2022-09-27
target/riscv: Set the CPU resetvec directly
Alistair Francis
3
-15
/
+7
2022-09-27
target/riscv: remove fflags, frm, and fcsr from riscv-*-fpu.xml
Andrew Burgess
1
-30
/
+2
2022-09-27
target/riscv: fix csr check for cycle{h}, instret{h}, time{h}, hpmcounter3-31{h}
Weiwei Li
1
-4
/
+9
2022-09-27
target/riscv: Remove sideleg and sedeleg
Rahul Pathak
1
-2
/
+0
2022-09-26
Merge tag 'pull-target-arm-20220922' of https://git.linaro.org/people/pmaydel...
Stefan Hajnoczi
6
-282
/
+241
2022-09-22
Merge tag 'pull-hex-20220919' of https://github.com/quic/qemu into staging
Stefan Hajnoczi
1
-23
/
+0
2022-09-22
target/arm: Add is_secure parameter to get_phys_addr_pmsav5
Richard Henderson
1
-2
/
+2
2022-09-22
target/arm: Add secure parameter to get_phys_addr_pmsav7
Richard Henderson
1
-3
/
+2
2022-09-22
target/arm: Add is_secure parameter to pmsav7_use_background_region
Richard Henderson
1
-5
/
+5
2022-09-22
target/arm: Add secure parameter to get_phys_addr_pmsav8
Richard Henderson
1
-3
/
+2
2022-09-22
target/arm: Add is_secure parameter to get_phys_addr_v6
Richard Henderson
1
-6
/
+5
2022-09-22
target/arm: Add is_secure parameter to get_phys_addr_v5
Richard Henderson
1
-7
/
+7
2022-09-22
target/arm: Add secure parameter to pmsav8_mpu_lookup
Richard Henderson
3
-7
/
+6
2022-09-22
target/arm: Add is_secure parameter to v8m_security_lookup
Richard Henderson
3
-8
/
+12
2022-09-22
target/arm: Remove is_subpage argument to pmsav8_mpu_lookup
Richard Henderson
3
-15
/
+15
2022-09-22
target/arm: Use GetPhysAddrResult in pmsav8_mpu_lookup
Richard Henderson
3
-26
/
+21
2022-09-22
target/arm: Use GetPhysAddrResult in get_phys_addr_pmsav8
Richard Henderson
1
-14
/
+14
2022-09-22
target/arm: Use GetPhysAddrResult in get_phys_addr_pmsav7
Richard Henderson
1
-19
/
+17
2022-09-22
target/arm: Use GetPhysAddrResult in get_phys_addr_pmsav5
Richard Henderson
1
-12
/
+12
2022-09-22
target/arm: Use GetPhysAddrResult in get_phys_addr_v5
Richard Henderson
1
-14
/
+11
2022-09-22
target/arm: Use GetPhysAddrResult in get_phys_addr_v6
Richard Henderson
1
-16
/
+14
2022-09-22
target/arm: Use GetPhysAddrResult in get_phys_addr_lpae
Richard Henderson
1
-43
/
+26
2022-09-22
target/arm: Create GetPhysAddrResult
Richard Henderson
5
-125
/
+109
2022-09-22
target/arm: Fix alignment for VLD4.32
Clément Chigot
1
-1
/
+5
2022-09-21
Merge tag 'm68k-for-7.2-pull-request' of https://github.com/vivier/qemu-m68k ...
Stefan Hajnoczi
5
-89
/
+118
2022-09-21
Merge tag 'pull-ppc-20220920' of https://gitlab.com/danielhb/qemu into staging
Stefan Hajnoczi
12
-81
/
+272
2022-09-21
target/m68k: always call gen_exit_tb() after writes to SR
Mark Cave-Ayland
1
-0
/
+4
2022-09-21
target/m68k: rename M68K_FEATURE_M68000 to M68K_FEATURE_M68K
Mark Cave-Ayland
5
-74
/
+75
2022-09-21
target/m68k: Perform writback before modifying SR
Richard Henderson
1
-3
/
+5
2022-09-21
target/m68k: Fix MACSR to CCR
Richard Henderson
1
-2
/
+4
2022-09-21
target/m68k: Implement atomic test-and-set
Richard Henderson
1
-10
/
+30
2022-09-20
target/ppc: Clear fpstatus flags on helpers missing it
Víctor Colombo
1
-11
/
+26
2022-09-20
target/ppc: Zero second doubleword of VSR registers for FPR insns
Víctor Colombo
1
-0
/
+8
2022-09-20
target/ppc: Set OV32 when OV is set
Víctor Colombo
1
-2
/
+2
2022-09-20
target/ppc: Zero second doubleword for VSX madd instructions
Víctor Colombo
1
-1
/
+1
2022-09-20
target/ppc: Set result to QNaN for DENBCD when VXCVI occurs
Víctor Colombo
1
-2
/
+24
2022-09-20
target/ppc: Zero second doubleword in DFP instructions
Víctor Colombo
1
-1
/
+4
2022-09-20
target/ppc: Remove unused xer_* macros
Víctor Colombo
1
-4
/
+0
2022-09-20
target/ppc: Remove extra space from s128 field in ppc_vsr_t
Víctor Colombo
1
-1
/
+1
2022-09-20
target/ppc: Merge fsqrt and fsqrts helpers
Víctor Colombo
3
-26
/
+17
2022-09-20
target/ppc: Move fsqrts to decodetree
Víctor Colombo
3
-23
/
+2
2022-09-20
target/ppc: Move fsqrt to decodetree
Víctor Colombo
3
-13
/
+24
2022-09-20
target/ppc: Implement hashstp and hashchkp
Víctor Colombo
4
-0
/
+8
2022-09-20
target/ppc: Implement hashst and hashchk
Víctor Colombo
5
-0
/
+128
2022-09-20
target/ppc: Add HASHKEYR and HASHPKEYR SPRs
Víctor Colombo
2
-0
/
+30
2022-09-19
Hexagon (target/hexagon) remove unused encodings
Taylor Simpson
1
-23
/
+0
2022-09-19
target/i386: introduce insn_get_addr
Paolo Bonzini
1
-10
/
+26
[next]