aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)AuthorFilesLines
2019-03-11Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell3-1/+13
2019-03-11i386: extended the cpuid_level when Intel PT is enabledLuwei Kang2-0/+12
2019-03-11target-i386: add kvm stubs to user-mode emulatorsPaolo Bonzini1-1/+1
2019-03-11s390x/tcg: Implement VECTOR UNPACK *David Hildenbrand2-0/+46
2019-03-11s390x/tcg: Implement VECTOR STORE WITH LENGTHDavid Hildenbrand4-0/+40
2019-03-11s390x/tcg: Implement VECTOR STORE MULTIPLEDavid Hildenbrand2-0/+32
2019-03-11s390x/tcg: Implement VECTOR STORE ELEMENTDavid Hildenbrand2-0/+23
2019-03-11s390x/tcg: Implement VECTOR STOREDavid Hildenbrand2-0/+19
2019-03-11s390x/tcg: Provide probe_write_access helperDavid Hildenbrand3-0/+29
2019-03-11s390x/tcg: Implement VECTOR SIGN EXTEND TO DOUBLEWORDDavid Hildenbrand2-0/+35
2019-03-11s390x/tcg: Implement VECTOR SELECTDavid Hildenbrand2-0/+43
2019-03-11s390x/tcg: Implement VECTOR SCATTER ELEMENTDavid Hildenbrand2-0/+25
2019-03-11s390x/tcg: Implement VECTOR REPLICATE IMMEDIATEDavid Hildenbrand2-0/+16
2019-03-11s390x/tcg: Implement VECTOR REPLICATEDavid Hildenbrand2-0/+18
2019-03-11s390x/tcg: Implement VECTOR PERMUTE DOUBLEWORD IMMEDIATEDavid Hildenbrand2-0/+18
2019-03-11s390x/tcg: Implement VECTOR PERMUTEDavid Hildenbrand4-0/+34
2019-03-11s390x/tcg: Implement VECTOR PACK *David Hildenbrand4-0/+215
2019-03-11s390x/tcg: Implement VECTOR MERGE (HIGH|LOW)David Hildenbrand2-0/+46
2019-03-11s390x/tcg: Implement VECTOR LOAD WITH LENGTHDavid Hildenbrand3-0/+22
2019-03-11s390x/tcg: Implement VECTOR LOAD VR FROM GRS DISJOINTDavid Hildenbrand2-0/+9
2019-03-11s390x/tcg: Implement VECTOR LOAD VR ELEMENT FROM GRDavid Hildenbrand2-0/+43
2019-03-11s390x/tcg: Implement VECTOR LOAD TO BLOCK BOUNDARYDavid Hildenbrand5-0/+75
2019-03-11s390x/tcg: Implement VECTOR LOAD MULTIPLEDavid Hildenbrand2-0/+42
2019-03-11s390x/tcg: Implement VECTOR LOAD LOGICAL ELEMENT AND ZERODavid Hildenbrand2-0/+48
2019-03-11s390x/tcg: Implement VECTOR LOAD GR FROM VR ELEMENTDavid Hildenbrand2-0/+65
2019-03-11s390x/tcg: Implement VECTOR LOAD ELEMENT IMMEDIATEDavid Hildenbrand2-0/+22
2019-03-11s390x/tcg: Implement VECTOR LOAD ELEMENTDavid Hildenbrand2-0/+23
2019-03-11s390x/tcg: Implement VECTOR LOAD AND REPLICATEDavid Hildenbrand2-0/+21
2019-03-11s390x/tcg: Implement VECTOR LOADDavid Hildenbrand2-0/+27
2019-03-11s390x/tcg: Implement VECTOR GENERATE MASKDavid Hildenbrand2-0/+49
2019-03-11s390x/tcg: Implement VECTOR GENERATE BYTE MASKDavid Hildenbrand3-0/+42
2019-03-11s390x/tcg: Implement VECTOR GATHER ELEMENTDavid Hildenbrand3-0/+143
2019-03-11s390x/tcg: Utilities for vector instruction helpersDavid Hildenbrand1-0/+101
2019-03-11s390x/tcg: Check vector register instructions at central pointDavid Hildenbrand2-0/+19
2019-03-11s390x/tcg: Define vector instruction formatsDavid Hildenbrand2-1/+63
2019-03-11target/s390x: Remove non-architected entries from struct LowCoreThomas Huth1-39/+2
2019-03-08Merge remote-tracking branch 'remotes/bkoppelmann/tags/pull-tricore-2019-03-0...Peter Maydell1-4/+4
2019-03-08tricore: fixed RCR_CADDN instructionDavid Brenken1-2/+2
2019-03-08tricore: fixed RCR_CADD instructionDavid Brenken1-2/+2
2019-03-07target/hppa: Optimize blr r0,rnRichard Henderson1-6/+10
2019-03-07target/hppa: Do not return freed temporaryRichard Henderson1-3/+2
2019-03-05kvm: add kvm_arm_get_max_vm_ipa_sizeEric Auger2-0/+23
2019-03-05target/arm: Implement ARMv8.5-FRINTRichard Henderson5-5/+173
2019-03-05target/arm: Restructure handle_fp_1src_{single, double}Richard Henderson1-41/+49
2019-03-05target/arm: Implement ARMv8.5-CondMRichard Henderson3-1/+64
2019-03-05target/arm: Implement ARMv8.4-CondMRichard Henderson3-1/+104
2019-03-05target/arm: Rearrange disas_data_proc_regRichard Henderson1-41/+57
2019-03-05target/arm: Add set/clear_pstate_bits, share gen_ss_advanceRichard Henderson5-29/+34
2019-03-05target/arm: Split helper_msr_i_pstate into 3Richard Henderson6-56/+70
2019-03-05target/arm: Implement ARMv8.0-PredInvRichard Henderson4-1/+70