aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)AuthorFilesLines
2017-09-10target/m68k: Switch fpu_rom from make_floatx80() to make_floatx80_init()Kamil Rytarowski1-22/+22
2017-09-08Merge remote-tracking branch 'remotes/dgibson/tags/ppc-for-2.11-20170908' int...Peter Maydell8-1427/+507
2017-09-08Merge remote-tracking branch 'remotes/rth/tags/pull-pa-20170907' into stagingPeter Maydell1-446/+448
2017-09-08ppc: spapr: Move VCPU ID calculation into sPAPRSam Bobroff1-15/+3
2017-09-08ppc: remove non implemented cpu modelsIgor Mammedov1-455/+0
2017-09-08ppc: drop caching ObjectClass from PowerPCCPUAliasIgor Mammedov3-26/+2
2017-09-08ppc: simplify cpu model lookup by PVRIgor Mammedov1-16/+11
2017-09-08ppc: replace inter-function cyclic dependency/recurssion with 2 simple lookupsIgor Mammedov1-30/+13
2017-09-08ppc: make cpu alias point only to real cpu modelsIgor Mammedov2-27/+31
2017-09-08ppc: make cpu_model translation to type consistentIgor Mammedov3-378/+378
2017-09-08ppc: use macros to make cpu type name from string literalIgor Mammedov5-6/+9
2017-09-08target/ppc: Remove old STATUS fileThomas Huth1-550/+0
2017-09-08PPC: KVM: Support machine option to set VSMT modeSam Bobroff3-15/+50
2017-09-08ppc64: introduce e6500KONRAD Frederic3-1/+93
2017-09-08booke206: allow to specify an mmucfg value at the initKONRAD Frederic1-4/+5
2017-09-08booke206: fix tlbnps for fixed size TLBKONRAD Frederic2-6/+32
2017-09-08booke206: fix booke206_tlbnps for mav 2.0KONRAD Frederic1-2/+2
2017-09-08ppc: spapr: Make VCPU ID handling private to SPAPRSam Bobroff2-19/+1
2017-09-08ppc: spapr: Rename cpu_dt_id to vcpu_idSam Bobroff3-13/+13
2017-09-07target/hppa: Convert to TranslatorOpsRichard Henderson1-143/+159
2017-09-07target/hppa: Convert to DisasContextBaseRichard Henderson1-9/+8
2017-09-07target/hppa: Convert to DisasJumpTypeRichard Henderson1-307/+294
2017-09-07target/alpha: Switch to do_transaction_failed() hookPeter Maydell4-13/+24
2017-09-07target/alpha: Convert to TranslatorOpsRichard Henderson1-99/+86
2017-09-07target/alpha: Convert to DisasContextBaseRichard Henderson1-39/+39
2017-09-07target/alpha: Convert to DisasJumpTypeRichard Henderson1-77/+55
2017-09-07Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20170907'...Peter Maydell9-118/+627
2017-09-07target/arm: Add Jazelle featurePortia Stephens3-1/+5
2017-09-07target/arm: Implement new do_transaction_failed hookPeter Maydell3-0/+54
2017-09-07target/arm: Implement BXNS, and banked stack pointersPeter Maydell6-1/+138
2017-09-07target/arm: Move regime_is_secure() to target/arm/internals.hPeter Maydell2-26/+26
2017-09-07target/arm: Make CFSR register banked for v8MPeter Maydell3-11/+17
2017-09-07target/arm: Make MMFAR banked for v8MPeter Maydell3-4/+5
2017-09-07target/arm: Make CCR register banked for v8MPeter Maydell4-7/+15
2017-09-07target/arm: Make MPU_CTRL register banked for v8MPeter Maydell3-4/+6
2017-09-07target/arm: Make MPU_RNR register banked for v8MPeter Maydell4-7/+17
2017-09-07target/arm: Make MPU_RBAR, MPU_RLAR banked for v8MPeter Maydell4-17/+36
2017-09-07target/arm: Make MPU_MAIR0, MPU_MAIR1 registers banked for v8MPeter Maydell3-6/+10
2017-09-07target/arm: Make VTOR register banked for v8MPeter Maydell3-3/+4
2017-09-07target/arm: Make CONTROL register banked for v8MPeter Maydell4-14/+17
2017-09-07target/arm: Make FAULTMASK register banked for v8MPeter Maydell3-8/+31
2017-09-07target/arm: Make PRIMASK register banked for v8MPeter Maydell3-5/+10
2017-09-07target/arm: Make BASEPRI register banked for v8MPeter Maydell3-6/+21
2017-09-07target/arm: Add MMU indexes for secure v8MPeter Maydell2-3/+25
2017-09-07target/arm: Register second AddressSpace for secure v8M CPUsPeter Maydell1-7/+6
2017-09-07target/arm: Add state field, feature bit and migration for v8M secure statePeter Maydell4-1/+34
2017-09-07target/arm: Implement new PMSAv8 behaviourPeter Maydell1-1/+110
2017-09-07target/arm: Implement ARMv8M's PMSAv8 registersPeter Maydell3-12/+66
2017-09-06target/arm: Perform per-insn cross-page check only for ThumbRichard Henderson1-25/+33
2017-09-06target/arm: Split out thumb_tr_translate_insnRichard Henderson1-41/+80
generated by cgit v1.1 at 2024-11-04 19:29:46 +0000