index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
Files
Lines
2019-11-01
target/arm: Allow reading flags from FPSCR for M-profile
Christophe Lyon
1
-2
/
+3
2019-11-01
target/arm/kvm: host cpu: Add support for sve<N> properties
Andrew Jones
4
-17
/
+35
2019-11-01
target/arm/cpu64: max cpu: Support sve properties with KVM
Andrew Jones
3
-42
/
+242
2019-11-01
target/arm/kvm: scratch vcpu: Preserve input kvm_vcpu_init features
Andrew Jones
3
-7
/
+25
2019-11-01
target/arm/kvm64: max cpu: Enable SVE when available
Andrew Jones
4
-4
/
+65
2019-11-01
target/arm/kvm64: Add kvm_arch_get/put_sve
Andrew Jones
1
-28
/
+155
2019-11-01
target/arm/cpu64: max cpu: Introduce sve<N> properties
Andrew Jones
5
-2
/
+250
2019-11-01
target/arm: Allow SVE to be disabled via a CPU property
Andrew Jones
3
-9
/
+48
2019-11-01
target/arm/monitor: Introduce qmp_query_cpu_model_expansion
Andrew Jones
1
-0
/
+146
2019-10-30
Merge remote-tracking branch 'remotes/stsquad/tags/pull-tcg-plugins-281019-4'...
Peter Maydell
11
-32
/
+21
2019-10-29
Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20191028' into staging
Peter Maydell
1
-2
/
+1
2019-10-28
target/riscv: PMP violation due to wrong size parameter
Dayeol Lee
1
-1
/
+12
2019-10-28
target/openrisc: fetch code with translator_ld
Emilio G. Cota
1
-1
/
+1
2019-10-28
target/xtensa: fetch code with translator_ld
Emilio G. Cota
1
-2
/
+2
2019-10-28
target/sparc: fetch code with translator_ld
Emilio G. Cota
1
-1
/
+1
2019-10-28
target/riscv: fetch code with translator_ld
Emilio G. Cota
1
-1
/
+1
2019-10-28
target/alpha: fetch code with translator_ld
Emilio G. Cota
1
-1
/
+1
2019-10-28
target/m68k: fetch code with translator_ld
Emilio G. Cota
1
-1
/
+1
2019-10-28
target/hppa: fetch code with translator_ld
Emilio G. Cota
1
-1
/
+1
2019-10-28
target/i386: fetch code with translator_ld
Emilio G. Cota
1
-5
/
+5
2019-10-28
target/sh4: fetch code with translator_ld
Emilio G. Cota
1
-2
/
+2
2019-10-28
target/ppc: fetch code with translator_ld
Emilio G. Cota
1
-5
/
+3
2019-10-28
target/arm: fetch code with translator_ld
Emilio G. Cota
1
-12
/
+3
2019-10-28
cputlb: ensure _cmmu helper functions follow the naming standard
Alex Bennée
1
-2
/
+1
2019-10-28
target/riscv: Make the priv register writable by GDB
Jonathan Behrens
1
-0
/
+9
2019-10-28
target/riscv: Expose "priv" register for GDB for reads
Jonathan Behrens
1
-0
/
+23
2019-10-28
target/riscv: Tell gdbstub the correct number of CSRs
Jonathan Behrens
1
-2
/
+2
2019-10-28
linux-user/riscv: Propagate fault address
Giuseppe Musacchio
1
-1
/
+4
2019-10-28
RISC-V: Implement cpu_do_transaction_failed
Palmer Dabbelt
3
-7
/
+13
2019-10-28
RISC-V: Handle bus errors in the page table walker
Palmer Dabbelt
1
-3
/
+9
2019-10-28
riscv: Skip checking CSR privilege level in debugger mode
Bin Meng
1
-1
/
+4
2019-10-28
cputlb: ensure _cmmu helper functions follow the naming standard
Alex Bennée
1
-2
/
+1
2019-10-26
i386: implement IGNNE
Paolo Bonzini
2
-8
/
+30
2019-10-26
target/i386: introduce cpu_set_fpus
Paolo Bonzini
1
-4
/
+8
2019-10-26
target/i386: move FERR handling to target/i386
Paolo Bonzini
2
-2
/
+27
2019-10-26
core: replace getpagesize() with qemu_real_host_page_size
Wei Yang
1
-1
/
+1
2019-10-26
Merge commit 'df84f17' into HEAD
Paolo Bonzini
5
-6
/
+99
2019-10-25
target/mips: Refactor handling of vector compare 'less than' (signed) instruc...
Filip Bozuta
1
-30
/
+50
2019-10-25
target/mips: Refactor handling of vector compare 'equal' instructions
Filip Bozuta
1
-30
/
+50
2019-10-25
target/mips: Demacro LMI decoder
Aleksandar Markovic
1
-74
/
+174
2019-10-25
target/mips: msa: Split helpers for ASUB_<S|U>.<B|H|W|D>
Aleksandar Markovic
3
-26
/
+193
2019-10-25
target/mips: msa: Split helpers for HSUB_<S|U>.<H|W|D>
Aleksandar Markovic
3
-21
/
+129
2019-10-25
target/mips: msa: Split helpers for PCK<EV|OD>.<B|H|W|D>
Aleksandar Markovic
3
-186
/
+249
2019-10-25
target/mips: msa: Split helpers for S<LL|RA|RAR|RL|RLR>.<B|H|W|D>
Aleksandar Markovic
3
-66
/
+479
2019-10-25
target/mips: msa: Split helpers for HADD_<S|U>.<H|W|D>
Aleksandar Markovic
3
-32
/
+141
2019-10-25
target/mips: msa: Split helpers for ADD<_A|S_A|S_S|S_U|V>.<B|H|W|D>
Aleksandar Markovic
3
-69
/
+482
2019-10-25
target/mips: msa: Split helpers for ILV<EV|OD|L|R>.<B|H|W|D>
Aleksandar Markovic
3
-369
/
+496
2019-10-25
target/mips: msa: Split helpers for <MAX|MIN>_<S|U>.<B|H|W|D>
Aleksandar Markovic
3
-44
/
+372
2019-10-25
target/mips: msa: Split helpers for <MAX|MIN>_A.<B|H|W|D>
Aleksandar Markovic
3
-25
/
+187
2019-10-25
target/mips: Clean up op_helper.c
Aleksandar Markovic
1
-347
/
+663
[next]