index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
Files
Lines
2020-02-20
Let address_space_rw() calls pass a boolean 'is_write' argument
Philippe Mathieu-Daudé
2
-5
/
+5
2020-02-20
Remove unnecessary cast when using the cpu_[physical]_memory API
Philippe Mathieu-Daudé
1
-3
/
+3
2020-02-20
Remove unnecessary cast when using the address_space API
Philippe Mathieu-Daudé
4
-4
/
+4
2020-02-14
Merge remote-tracking branch 'remotes/palmer/tags/riscv-for-master-5.0-sf2' i...
Peter Maydell
1
-9
/
+11
2020-02-14
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20200213'...
Peter Maydell
11
-118
/
+500
2020-02-13
target/arm: Implement ARMv8.1-VMID16 extension
Peter Maydell
1
-0
/
+1
2020-02-13
target/arm: Enable ARMv8.2-UAO in -cpu max
Richard Henderson
1
-0
/
+4
2020-02-13
target/arm: Implement UAO semantics
Richard Henderson
1
-20
/
+21
2020-02-13
target/arm: Update MSR access to UAO
Richard Henderson
4
-0
/
+44
2020-02-13
target/arm: Add ID_AA64MMFR2_EL1
Richard Henderson
3
-2
/
+21
2020-02-13
target/arm: Enable ARMv8.2-ATS1E1 in -cpu max
Richard Henderson
2
-0
/
+9
2020-02-13
target/arm: Implement ATS1E1 system registers
Richard Henderson
1
-6
/
+50
2020-02-13
target/arm: Set PAN bit as required on exception entry
Richard Henderson
1
-3
/
+50
2020-02-13
target/arm: Enforce PAN semantics in get_S1prot
Richard Henderson
2
-0
/
+16
2020-02-13
target/arm: Update arm_mmu_idx_el for PAN
Richard Henderson
1
-0
/
+9
2020-02-13
target/arm: Update MSR access for PAN
Richard Henderson
4
-0
/
+43
2020-02-13
target/arm: Introduce aarch64_pstate_valid_mask
Richard Henderson
2
-0
/
+13
2020-02-13
target/arm: Remove CPSR_RESERVED
Richard Henderson
2
-7
/
+8
2020-02-13
target/arm: Use aarch32_cpsr_valid_mask in helper_exception_return
Richard Henderson
1
-2
/
+3
2020-02-13
target/arm: Replace CPSR_ERET_MASK with aarch32_cpsr_valid_mask
Richard Henderson
2
-3
/
+4
2020-02-13
target/arm: Mask CPSR_J when Jazelle is not enabled
Richard Henderson
1
-1
/
+4
2020-02-13
target/arm: Split out aarch32_cpsr_valid_mask
Richard Henderson
2
-23
/
+38
2020-02-13
target/arm: Move LOR regdefs to file scope
Richard Henderson
1
-28
/
+29
2020-02-13
target/arm: Add isar_feature tests for PAN + ATS1E1
Richard Henderson
1
-0
/
+29
2020-02-13
target/arm: Add mmu_idx for EL1 and EL2 w/ PAN enabled
Richard Henderson
6
-22
/
+87
2020-02-13
target/arm: Add arm_mmu_idx_is_stage1_of_2
Richard Henderson
2
-5
/
+21
2020-02-13
Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into staging
Peter Maydell
3
-6
/
+11
2020-02-12
target/i386: enable monitor and ucode revision with -cpu max
Paolo Bonzini
1
-0
/
+2
2020-02-12
target/i386: check for availability of MSR_IA32_UCODE_REV as an emulated MSR
Paolo Bonzini
1
-2
/
+5
2020-02-12
target/i386: fix TCG UCODE_REV access
Paolo Bonzini
1
-4
/
+4
2020-02-10
riscv: Separate FPU register size from core register size in gdbstub [v2]
Keith Packard
1
-9
/
+11
2020-02-07
target/arm: Raise only one interrupt in arm_cpu_exec_interrupt
Richard Henderson
1
-18
/
+12
2020-02-07
target/arm: Use bool for unmasked in arm_excp_unmasked
Richard Henderson
1
-3
/
+3
2020-02-07
target/arm: Pass more cpu state to arm_excp_unmasked
Richard Henderson
1
-10
/
+12
2020-02-07
target/arm: Move arm_excp_unmasked to cpu.c
Richard Henderson
2
-111
/
+119
2020-02-07
target/arm: Enable ARMv8.1-VHE in -cpu max
Richard Henderson
1
-0
/
+1
2020-02-07
target/arm: Update arm_cpu_do_interrupt_aarch64 for VHE
Richard Henderson
1
-2
/
+7
2020-02-07
target/arm: Update get_a64_user_mem_index for VHE
Richard Henderson
4
-20
/
+57
2020-02-07
target/arm: check TGE and E2H flags for EL0 pauth traps
Alex Bennée
1
-1
/
+4
2020-02-07
target/arm: Update {fp,sve}_exception_el for VHE
Richard Henderson
1
-25
/
+28
2020-02-07
target/arm: Update arm_phys_excp_target_el for TGE
Richard Henderson
1
-0
/
+6
2020-02-07
target/arm: Flush tlbs for E2&0 translation regime
Richard Henderson
1
-7
/
+18
2020-02-07
target/arm: Flush tlb for ASID changes in EL2&0 translation regime
Richard Henderson
1
-7
/
+15
2020-02-07
target/arm: Add VHE timer register redirection and aliasing
Richard Henderson
1
-12
/
+169
2020-02-07
target/arm: Add VHE system register redirection and aliasing
Richard Henderson
2
-0
/
+175
2020-02-07
target/arm: Update define_one_arm_cp_reg_with_opaque for VHE
Richard Henderson
1
-4
/
+1
2020-02-07
target/arm: Update timer access for VHE
Richard Henderson
1
-21
/
+81
2020-02-07
target/arm: Add the hypervisor virtual counter
Richard Henderson
4
-6
/
+65
2020-02-07
target/arm: Update ctr_el0_access for EL2
Richard Henderson
1
-5
/
+21
2020-02-07
target/arm: Update aa64_zva_access for EL2
Richard Henderson
1
-5
/
+21
[next]