aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)AuthorFilesLines
2017-07-24target/arm: fix TCG temp leak in aarch64 rev16Emilio G. Cota1-0/+1
2017-07-24qapi: Use QNull for a more regular visit_type_null()Markus Armbruster1-1/+4
2017-07-24qapi: Separate type QNull from QObjectMarkus Armbruster1-2/+2
2017-07-21Merge remote-tracking branch 'remotes/yongbok/tags/mips-20170721' into stagingPeter Maydell7-120/+660
2017-07-21Use qemu_tolower() and qemu_toupper(), not tolower() and toupper()Peter Maydell1-2/+2
2017-07-21target/mips: Enable CP0_EBase.WG on MIPS64 CPUsJames Hogan1-0/+2
2017-07-21target/mips: Add EVA support to P5600James Hogan1-6/+8
2017-07-20target/mips: Implement segmentation controlJames Hogan1-39/+152
2017-07-20target/mips: Add segmentation control registersJames Hogan5-2/+150
2017-07-20target/mips: Add an MMU mode for ERLJames Hogan2-4/+23
2017-07-20target/mips: Abstract mmu_idx from hflagsJames Hogan3-4/+10
2017-07-20target/mips: Check memory permissions with mem_idxJames Hogan1-8/+9
2017-07-20target/mips: Decode microMIPS EVA load & store instructionsJames Hogan1-4/+115
2017-07-20target/mips: Decode MIPS32 EVA load & store instructionsJames Hogan1-0/+106
2017-07-20target/mips: Prepare loads/stores for EVAJames Hogan1-35/+42
2017-07-20target/mips: Add CP0_Ebase.WG (write gate) supportJames Hogan6-15/+31
2017-07-20target/mips: Weaken TLB flush on UX,SX,KX,ASID changesJames Hogan2-2/+2
2017-07-20target/mips: Fix TLBWI shadow flush for EHINV,XI,RIJames Hogan1-2/+10
2017-07-20target/mips: Fix MIPS64 MFC0 UserLocal on BE hostJames Hogan1-2/+3
2017-07-19tcg: Pass generic CPUState to gen_intermediate_code()Lluís Vilanova22-62/+47
2017-07-19target/alpha: optimize gen_cvtlq() using deposit opPhilippe Mathieu-Daudé1-5/+3
2017-07-19target/sparc: optimize gen_op_mulscc() using deposit opPhilippe Mathieu-Daudé1-4/+1
2017-07-19target/sparc: optimize various functions using extract opPhilippe Mathieu-Daudé1-10/+5
2017-07-19target/ppc: optimize various functions using extract opPhilippe Mathieu-Daudé2-30/+15
2017-07-19target/m68k: optimize bcd_flags() using extract opPhilippe Mathieu-Daudé1-2/+1
2017-07-19target/arm: optimize aarch32 rev16Aurelien Jarno1-2/+4
2017-07-19target/arm: Optimize aarch64 rev16Richard Henderson1-18/+6
2017-07-19Merge remote-tracking branch 'remotes/rth/tags/pull-axp-20170718' into stagingPeter Maydell5-149/+180
2017-07-18target/alpha: Log temp leaksRichard Henderson1-0/+6
2017-07-18target/alpha: Fix temp leak in gen_fbcondRichard Henderson1-1/+5
2017-07-18target/alpha: Fix temp leak in gen_call_palRichard Henderson1-8/+12
2017-07-18target/alpha: Fix temp leak in gen_mtprRichard Henderson1-4/+6
2017-07-18target/alpha: Fix temp leak in gen_bcondRichard Henderson1-8/+8
2017-07-18target/alpha: Merge several flag bytes into ENV->FLAGSRichard Henderson5-87/+103
2017-07-18target/alpha: Copy tb->flags into DisasContextRichard Henderson1-5/+7
2017-07-18target/alpha: Remove amask from tb->flagsRichard Henderson2-41/+38
2017-07-18target/sh4: Use tcg_gen_lookup_and_goto_ptrRichard Henderson1-10/+20
2017-07-18target/sh4: Implement fsrraRichard Henderson3-0/+19
2017-07-18target/sh4: Add missing FPSCR.PR == 0 checksRichard Henderson1-0/+2
2017-07-18target/sh4: Implement fpchgRichard Henderson1-0/+5
2017-07-18target/sh4: Introduce CHECK_SH4ARichard Henderson1-34/+30
2017-07-18target/sh4: Introduce CHECK_FPSCR_PR_*Richard Henderson1-26/+31
2017-07-18target/sh4: Tidy misc illegal insn checksRichard Henderson1-9/+13
2017-07-18target/sh4: Unify code for CHECK_FPU_ENABLEDRichard Henderson1-10/+14
2017-07-18target/sh4: Unify code for CHECK_PRIVILEGEDRichard Henderson1-10/+4
2017-07-18target/sh4: Unify code for CHECK_NOT_DELAY_SLOTRichard Henderson1-6/+5
2017-07-18target/sh4: Simplify 64-bit fp reg-reg moveRichard Henderson1-4/+4
2017-07-18target/sh4: Load/store Dr as 64-bit quantitiesRichard Henderson1-39/+36
2017-07-18target/sh4: Merge DREG into fpr64 routinesRichard Henderson1-11/+15
2017-07-18target/sh4: Eliminate unused XREG macroRichard Henderson1-1/+0