aboutsummaryrefslogtreecommitdiff
path: root/target/tricore
AgeCommit message (Expand)AuthorFilesLines
2021-10-15target/tricore: Drop check for singlestep_enabledRichard Henderson3-21/+1
2021-09-21include/exec: Move cpu_signal_handler declarationRichard Henderson1-2/+0
2021-07-21accel/tcg: Remove TranslatorOps.breakpoint_checkRichard Henderson1-16/+0
2021-07-12Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-tcg-20210710' into...Peter Maydell1-16/+4
2021-07-09target/tricore: Use tcg_gen_lookup_and_goto_ptrRichard Henderson1-1/+2
2021-07-09target/tricore: Use translator_use_goto_tbRichard Henderson1-15/+2
2021-07-09meson: Introduce target-specific KconfigPhilippe Mathieu-Daudé1-0/+2
2021-05-26hw/core: Constify TCGCPUOpsRichard Henderson1-1/+1
2021-05-26cpu: Move CPUClass::get_phys_page_debug to SysemuCPUOpsPhilippe Mathieu-Daudé1-1/+1
2021-05-26cpu: Introduce SysemuCPUOps structurePhilippe Mathieu-Daudé1-0/+6
2021-03-14target/tricore: Fix OPC2_32_RRPW_EXTR for width=0Bastian Koppelmann1-0/+5
2021-03-14target/tricore: Fix imask OPC2_32_RRPW_IMASK for r3+1 == r2Bastian Koppelmann1-1/+7
2021-03-14tricore: fixed faulty conditions for extr and imaskAndreas Konopik1-4/+4
2021-03-14target/tricore: Remove unused definitionsPhilippe Mathieu-Daudé1-12/+0
2021-03-14target/tricore: Pass MMUAccessType to get_physical_address()Philippe Mathieu-Daudé1-4/+2
2021-03-14target/tricore: Replace magic value by MMU_DATA_LOAD definitionPhilippe Mathieu-Daudé1-1/+2
2021-02-05cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClassClaudio Fontana1-3/+9
2021-02-05cpu: Move tlb_fill to tcg_opsEduardo Habkost1-1/+1
2021-02-05cpu: Move synchronize_from_tb() to tcg_opsEduardo Habkost1-1/+1
2021-02-05cpu: Introduce TCGCpuOperations structEduardo Habkost1-1/+1
2021-01-07tcg: Make tb arg to synchronize_from_tb constRichard Henderson1-1/+1
2020-11-15tricore tcg cpus: Fix Lesser GPL version numberChetan Pant1-1/+1
2020-09-18qom: Remove module_obj_name parameter from OBJECT_DECLARE* macrosEduardo Habkost1-1/+1
2020-09-09Use OBJECT_DECLARE_TYPE where possibleEduardo Habkost1-4/+2
2020-09-09Use DECLARE_*CHECKER* macrosEduardo Habkost1-6/+2
2020-09-09Move QOM typedefs and add missing includesEduardo Habkost1-3/+5
2020-08-21meson: targetPaolo Bonzini2-1/+15
2020-06-01target/tricore: Implement gdbstubBastian Koppelmann4-1/+152
2020-06-01target/tricore: Implement tricore_cpu_get_phys_page_debugBastian Koppelmann2-9/+14
2020-06-01target/tricore: Raise EXCP_DEBUG in gen_goto_tb() for singlestepBastian Koppelmann1-9/+9
2020-06-01target/tricore: Move translate feature check to ctxBastian Koppelmann1-27/+33
2020-06-01target/tricore: Don't save pc in generate_qemu_excpBastian Koppelmann1-1/+0
2020-03-17cpu: Use DeviceClass reset instead of a special CPUClass resetPeter Maydell2-4/+5
2020-01-24cpu: Use cpu_class_set_parent_reset()Greg Kurz1-2/+1
2020-01-15tcg: Search includes from the project root source directoryPhilippe Mathieu-Daudé1-1/+1
2019-09-03tcg: TCGMemOp is now accelerator independent MemOpTony Nguyen1-4/+4
2019-08-22Merge remote-tracking branch 'remotes/bkoppelmann2/tags/pull-tricore-20190822...Peter Maydell3-261/+324
2019-08-22target/tricore: Fix tricore_tr_translate_insnBastian Koppelmann1-13/+34
2019-08-22target/tricore: Implement a qemu excptions helperBastian Koppelmann3-1/+27
2019-08-22target/tricore: Use translate_loopBastian Koppelmann1-44/+74
2019-08-22target-tricore: Make env a member of DisasContextBastian Koppelmann1-172/+168
2019-08-22target/tricore: Use DisasContextBase APIBastian Koppelmann1-54/+44
2019-08-21hw/core: Move cpu.c, cpu.h from qom/ to hw/core/Markus Armbruster1-1/+1
2019-08-19targets (various): use softfloat-helpers.h where we canAlex Bennée1-1/+1
2019-06-25tricore: add QSEED instructionAndreas Konopik3-0/+89
2019-06-25tricore: sync ctx.hflags with tb->flagsGeorg Hofstetter1-0/+1
2019-06-25tricore: fix RRPW_INSERT instructionDavid Brenken1-2/+2
2019-06-25tricore: add UTOF instructionDavid Brenken3-0/+20
2019-06-25tricore: add FTOIZ instructionDavid Brenken3-0/+29
2019-06-12Supply missing header guardsMarkus Armbruster1-0/+5