index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
tricore
Age
Commit message (
Expand
)
Author
Files
Lines
2024-05-15
accel/tcg: Provide default implementation of disas_log
Richard Henderson
1
-9
/
+0
2024-05-06
accel/tcg: Access tcg_cflags with getter / setter
Philippe Mathieu-Daudé
1
-1
/
+1
2024-05-06
exec/cpu: Extract page-protection definitions to page-protection.h
Philippe Mathieu-Daudé
1
-0
/
+1
2024-04-26
gdbstub: Avoid including 'cpu.h' in 'gdbstub/helpers.h'
Philippe Mathieu-Daudé
1
-0
/
+1
2024-04-25
hw, target: Add ResetType argument to hold and exit phase methods
Peter Maydell
1
-2
/
+2
2024-03-26
target/tricore/helper: Use correct string format in cpu_tlb_fill()
Philippe Mathieu-Daudé
1
-2
/
+2
2024-03-12
target/tricore: Prefer fast cpu_env() over slower CPU QOM cast macro
Philippe Mathieu-Daudé
4
-27
/
+9
2024-03-12
target: Replace CPU_GET_CLASS(cpu -> obj) in cpu_reset_hold() handler
Philippe Mathieu-Daudé
1
-3
/
+3
2024-02-03
include/exec: Change cpu_mmu_index argument to CPUState
Richard Henderson
2
-2
/
+2
2024-02-03
include/exec: Implement cpu_mmu_index generically
Richard Henderson
1
-5
/
+0
2024-02-03
target/tricore: Populate CPUClass.mmu_index
Richard Henderson
1
-0
/
+6
2024-01-29
include/qemu: Add TCGCPUOps typedef to typedefs.h
Richard Henderson
1
-1
/
+1
2024-01-29
target: Use vaddr in gen_intermediate_code
Anton Johansson
1
-1
/
+1
2024-01-05
target/tricore: Use generic cpu_list()
Gavin Shan
2
-26
/
+0
2024-01-05
cpu: Call object_class_dynamic_cast() once in cpu_class_by_name()
Philippe Mathieu-Daudé
1
-3
/
+1
2023-11-07
hw/cpu: Call object_class_is_abstract() once in cpu_class_by_name()
Philippe Mathieu-Daudé
1
-2
/
+1
2023-11-07
target: Move ArchCPUClass definition to 'cpu.h'
Philippe Mathieu-Daudé
2
-10
/
+6
2023-11-07
target: Declare FOO_CPU_TYPE_NAME/SUFFIX in 'cpu-qom.h'
Philippe Mathieu-Daudé
2
-2
/
+5
2023-11-07
target: Unify QOM style
Philippe Mathieu-Daudé
2
-4
/
+0
2023-10-22
target/tricore: Use tcg_gen_*extract_tl
Richard Henderson
1
-16
/
+4
2023-10-11
hw/core/cpu: Return static value with gdb_arch_name()
Akihiko Odaki
1
-2
/
+2
2023-10-07
meson: Rename target_softmmu_arch -> target_system_arch
Philippe Mathieu-Daudé
1
-1
/
+1
2023-10-04
accel/tcg: Remove cpu_set_cpustate_pointers
Richard Henderson
1
-9
/
+0
2023-10-04
accel/tcg: Replace CPUState.env_ptr with cpu_env()
Richard Henderson
1
-2
/
+2
2023-10-03
tcg: Rename cpu_env to tcg_env
Richard Henderson
1
-113
/
+113
2023-10-03
accel/tcg: Move CPUNegativeOffsetState into CPUState
Richard Henderson
1
-1
/
+0
2023-10-03
target/*: Add instance_align to all cpu base classes
Richard Henderson
1
-0
/
+1
2023-10-02
Merge tag 'pull-shadow-2023-09-29' of https://repo.or.cz/qemu/armbru into sta...
Stefan Hajnoczi
1
-3
/
+3
2023-09-29
target/tricore: Clean up local variable shadowing
Philippe Mathieu-Daudé
1
-3
/
+3
2023-09-29
target/tricore: Change effective address (ea) to target_ulong
Bastian Koppelmann
1
-8
/
+8
2023-09-29
target/tricore: Remove CSFRs from cpu.h
Bastian Koppelmann
1
-134
/
+9
2023-09-28
target/tricore: Fix FTOUZ being ISA v1.3.1 up
Bastian Koppelmann
1
-1
/
+5
2023-09-28
target/tricore: Replace cpu_*_code with translator_*
Bastian Koppelmann
1
-3
/
+4
2023-09-28
target/tricore: Swap src and dst reg for RCRR_INSERT
Bastian Koppelmann
1
-4
/
+4
2023-09-28
target/tricore: Fix RCPW/RRPW_INSERT insns for width = 0
Bastian Koppelmann
1
-2
/
+8
2023-09-28
target/tricore: Implement hptof insn
Bastian Koppelmann
4
-0
/
+45
2023-09-28
target/tricore: Implement ftohp insn
Bastian Koppelmann
5
-0
/
+48
2023-09-28
target/tricore: Clarify special case for FTOUZ insn
Bastian Koppelmann
1
-0
/
+5
2023-09-28
target/tricore: Implement FTOU insn
Bastian Koppelmann
3
-0
/
+36
2023-09-28
target/tricore: Correctly handle FPU RM from PSW
Bastian Koppelmann
1
-2
/
+16
2023-09-28
target/tricore: Implement CRCN insn
Bastian Koppelmann
4
-0
/
+73
2023-08-24
target/tricore: Replace gen_cond_w with tcg_gen_negsetcond_tl
Richard Henderson
1
-10
/
+6
2023-07-25
target/tricore: Rename tricore_feature
Bastian Koppelmann
4
-9
/
+9
2023-07-25
other architectures: spelling fixes
Michael Tokarev
3
-6
/
+6
2023-06-26
target: Widen pc/cs_base in cpu_get_tb_cpu_state
Anton Johansson
1
-2
/
+2
2023-06-21
target/tricore: Fix ICR.IE offset in RESTORE insn
Bastian Koppelmann
1
-1
/
+3
2023-06-21
target/tricore: Honour privilege changes on PSW write
Bastian Koppelmann
1
-1
/
+1
2023-06-21
target/tricore: Implement privilege level for all insns
Bastian Koppelmann
1
-10
/
+33
2023-06-21
target/tricore: Introduce priv tb flag
Bastian Koppelmann
2
-11
/
+20
2023-06-21
target/tricore: Indirect jump insns use tcg_gen_lookup_and_goto_ptr()
Bastian Koppelmann
1
-1
/
+6
[next]