index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
sparc
Age
Commit message (
Expand
)
Author
Files
Lines
2017-11-07
linux-user/sparc: Put address for data faults where linux-user expects it
Peter Maydell
1
-0
/
+8
2017-10-30
Merge remote-tracking branch 'remotes/ehabkost/tags/x86-and-machine-pull-requ...
Peter Maydell
2
-1
/
+4
2017-10-27
sparc: cleanup cpu type name composition
Igor Mammedov
2
-1
/
+4
2017-10-27
Merge remote-tracking branch 'remotes/rth/tags/pull-dis-20171026' into staging
Peter Maydell
1
-1
/
+1
2017-10-25
disas: Remove unused flags arguments
Richard Henderson
1
-1
/
+1
2017-10-24
tcg: Initialize cpu_env generically
Richard Henderson
1
-4
/
+0
2017-10-24
tcg: define tcg_init_ctx and make tcg_ctx a pointer
Emilio G. Cota
1
-1
/
+1
2017-10-24
target/sparc: check CF_PARALLEL instead of parallel_cpus
Emilio G. Cota
1
-1
/
+1
2017-10-24
tcg: convert tb->cflags reads to tb_cflags(tb)
Emilio G. Cota
1
-3
/
+3
2017-10-24
qom: Introduce CPUClass.tcg_initialize
Richard Henderson
3
-13
/
+3
2017-10-24
tcg: Remove GET_TCGV_* and MAKE_TCGV_*
Richard Henderson
1
-10
/
+5
2017-10-09
qom/cpu: move cpu_model null check to cpu_class_by_name()
Philippe Mathieu-Daudé
1
-4
/
+0
2017-09-27
migration: pre_save return int
Dr. David Alan Gilbert
1
-1
/
+3
2017-09-14
sparc: Fix typedef clash
Dr. David Alan Gilbert
1
-2
/
+2
2017-09-01
sparc: replace cpu_sparc_init() with cpu_generic_init()
Igor Mammedov
2
-7
/
+1
2017-09-01
sparc: make cpu feature parsing property based
Igor Mammedov
1
-133
/
+82
2017-09-01
sparc: move adhoc CPUSPARCState initialization to realize time
Igor Mammedov
1
-15
/
+15
2017-09-01
sparc: convert cpu features to qdev properties
Igor Mammedov
1
-0
/
+66
2017-09-01
sparc: embed sparc_def_t into CPUSPARCState
Igor Mammedov
8
-40
/
+33
2017-09-01
sparc: convert cpu models to SPARC cpu subclasses
Igor Mammedov
2
-39
/
+83
2017-08-01
trace-events: fix code style: print 0x before hex numbers
Vladimir Sementsov-Ogievskiy
1
-15
/
+15
2017-07-31
docs: fix broken paths to docs/devel/tracing.txt
Philippe Mathieu-Daudé
1
-1
/
+1
2017-07-19
tcg: Pass generic CPUState to gen_intermediate_code()
Lluís Vilanova
1
-3
/
+2
2017-07-19
target/sparc: optimize gen_op_mulscc() using deposit op
Philippe Mathieu-Daudé
1
-4
/
+1
2017-07-19
target/sparc: optimize various functions using extract op
Philippe Mathieu-Daudé
1
-10
/
+5
2017-05-23
shutdown: Add source information to SHUTDOWN and RESET
Eric Blake
1
-1
/
+1
2017-03-09
sparc/sparc64: grab BQL before calling cpu_check_irqs
Alex Bennée
2
-0
/
+16
2017-03-02
target/sparc: Restore ldstub of odd asis
Richard Henderson
1
-2
/
+25
2017-02-24
cputlb and arm/sparc targets: convert mmuidx flushes from varg to bitmap
Alex Bennée
1
-3
/
+5
2017-02-21
monitor: Fix crashes when using HMP commands without CPU
Thomas Huth
1
-0
/
+4
2017-01-24
migration: extend VMStateInfo
Jianjun Duan
1
-2
/
+4
2017-01-18
target-sparc: add ST_BLKINIT_ ASIs for UA2005+ CPUs
Artyom Tarasenko
1
-0
/
+11
2017-01-18
target-sparc: store the UA2005 entries in sun4u format
Artyom Tarasenko
2
-8
/
+47
2017-01-18
target-sparc: implement UA2005 ASI_MMU (0x21)
Artyom Tarasenko
1
-0
/
+31
2017-01-18
target-sparc: add more registers to dump_mmu
Artyom Tarasenko
1
-0
/
+2
2017-01-18
target-sparc: implement auto-demapping for UA2005 CPUs
Artyom Tarasenko
1
-0
/
+22
2017-01-18
target-sparc: allow 256M sized pages
Artyom Tarasenko
1
-17
/
+1
2017-01-18
target-sparc: simplify ultrasparc_tsb_pointer
Artyom Tarasenko
1
-36
/
+15
2017-01-18
target-sparc: implement UA2005 TSB Pointers
Artyom Tarasenko
2
-22
/
+104
2017-01-18
target-sparc: use SparcV9MMU type for sparc64 I/D-MMUs
Artyom Tarasenko
3
-36
/
+24
2017-01-18
target-sparc: replace the last tlb entry when no free entries left
Artyom Tarasenko
1
-2
/
+4
2017-01-18
target-sparc: ignore writes to UA2005 CPU mondo queue register
Artyom Tarasenko
1
-0
/
+1
2017-01-18
target-sparc: allow priveleged ASIs in hyperprivileged mode
Artyom Tarasenko
1
-14
/
+18
2017-01-18
target-sparc: use direct address translation in hyperprivileged mode
Artyom Tarasenko
2
-5
/
+4
2017-01-18
target-sparc: fix immediate UA2005 traps
Artyom Tarasenko
1
-1
/
+1
2017-01-18
target-sparc: implement UA2005 rdhpstate and wrhpstate instructions
Artyom Tarasenko
1
-2
/
+5
2017-01-18
target-sparc: implement UA2005 GL register
Artyom Tarasenko
6
-7
/
+58
2017-01-18
target-sparc: implement UA2005 hypervisor traps
Artyom Tarasenko
3
-5
/
+39
2017-01-18
target-sparc: hypervisor mode takes over nucleus mode
Artyom Tarasenko
2
-3
/
+7
2017-01-18
target-sparc: implement UltraSPARC-T1 Strand status ASR
Artyom Tarasenko
1
-0
/
+11
[next]