aboutsummaryrefslogtreecommitdiff
path: root/target/riscv/translate.c
AgeCommit message (Expand)AuthorFilesLines
3 daystarget/riscv: Move gen_cmpxchg before adding amocas.[b|h]LIU Zhiwei1-0/+13
3 daystarget/riscv: Add AMO instructions for ZabhaLIU Zhiwei1-1/+3
3 daystarget/riscv: Move gen_amo before implement ZabhaLIU Zhiwei1-0/+21
3 daystarget/riscv: Add zcmop extensionLIU Zhiwei1-0/+1
3 daystarget/riscv: Add zimop extensionLIU Zhiwei1-0/+1
2024-06-04Merge tag 'hw-misc-accel-20240604' of https://github.com/philmd/qemu into sta...Richard Henderson1-1/+0
2024-06-04target/riscv: Remove unused 'instmap.h' header in translate.cPhilippe Mathieu-Daudé1-1/+0
2024-06-03target/riscv: Implement dynamic establishment of custom decoderHuang Tao1-16/+15
2024-05-15target/riscv: Use translator_ld* for everythingRichard Henderson1-3/+3
2024-05-15accel/tcg: Provide default implementation of disas_logRichard Henderson1-18/+0
2024-04-09target/riscv: Use insn_start from DisasContextBaseRichard Henderson1-6/+5
2024-03-22target/riscv: enable 'vstart_eq_zero' in the end of insnsIvan Klokov1-0/+6
2024-03-08RISC-V: Add support for ZtsoPalmer Dabbelt1-0/+3
2024-02-09target/riscv: Move misa_mxl_max to classAkihiko Odaki1-1/+2
2024-01-29target: Use vaddr in gen_intermediate_codeAnton Johansson1-1/+1
2024-01-10target/riscv: Add support for Zacas extensionWeiwei Li1-0/+1
2023-10-04accel/tcg: Replace CPUState.env_ptr with cpu_env()Richard Henderson1-3/+3
2023-10-03tcg: Rename cpu_env to tcg_envRichard Henderson1-25/+25
2023-09-11target/riscv: Add Zvbc ISA extension supportLawrence Hunter1-0/+1
2023-07-10riscv: Add support for the Zfa extensionChristoph Müllner1-0/+1
2023-07-10target/riscv: Add support for Zfbfmin extensionWeiwei Li1-0/+1
2023-07-10target/riscv: Add additional xlen for address when MPRV=1Weiwei Li1-1/+12
2023-07-10target/riscv: Factor out extension tests to cpu_cfg.hChristoph Müllner1-25/+2
2023-06-13target/riscv: Remove pc_succ_insn from DisasContextWeiwei Li1-6/+1
2023-06-13target/riscv: Enable PC-relative translationWeiwei Li1-7/+40
2023-06-13target/riscv: Use true diff for gen_pc_plus_diffWeiwei Li1-7/+6
2023-06-13target/riscv: Change gen_set_pc_imm to gen_update_pcWeiwei Li1-5/+5
2023-06-13target/riscv: Change gen_goto_tb to work on displacementsWeiwei Li1-3/+5
2023-06-13target/riscv: Introduce cur_insn_len into DisasContextWeiwei Li1-1/+3
2023-06-13target/riscv: Fix target address to update badaddrWeiwei Li1-11/+10
2023-06-13target/riscv: Update check for Zca/Zcf/ZcdWeiwei Li1-2/+3
2023-06-05accel/tcg: Introduce translator_io_startRichard Henderson1-2/+0
2023-06-05tcg: Pass TCGHelperInfo to tcg_gen_callNRichard Henderson1-0/+4
2023-05-05target/riscv: Handle HLV, HSV via helpersRichard Henderson1-2/+0
2023-05-05target/riscv: Separate priv from mmu_idxFei Wu1-0/+2
2023-05-05target/riscv: Add a tb flags field for vstartLIU Zhiwei1-2/+2
2023-05-05target/riscv: Remove mstatus_hs_{fs, vs} from tb_flagsRichard Henderson1-22/+10
2023-05-05target/riscv: Encode the FS and VS on a normal way for tb flagsLIU Zhiwei1-18/+14
2023-05-05target/riscv: Extract virt enabled state from tb flagsLIU Zhiwei1-9/+1
2023-05-05target/riscv: Fix format for commentsWeiwei Li1-8/+12
2023-05-05target/riscv: Fix format for indentationWeiwei Li1-2/+2
2023-05-05target/riscv: Remove riscv_cpu_virt_enabled()Weiwei Li1-1/+1
2023-05-05target/riscv: Convert env->virt to a bool env->virt_enabledLIU Zhiwei1-2/+2
2023-05-05target/riscv: add support for Zcmp extensionWeiwei Li1-0/+5
2023-05-05target/riscv: add support for Zcb extensionWeiwei Li1-0/+2
2023-05-05target/riscv: add support for Zca extensionWeiwei Li1-2/+6
2023-03-07Merge tag 'pull-riscv-to-apply-20230306' of https://gitlab.com/palmer-dabbelt...Peter Maydell1-0/+1
2023-03-05target/riscv: Avoid tcg_const_*Richard Henderson1-2/+2
2023-03-05target/riscv: Drop tcg_temp_freeRichard Henderson1-7/+0
2023-03-05target/riscv: Drop temp_newRichard Henderson1-24/+6
generated by cgit v1.1 at 2024-07-20 18:23:45 +0000