aboutsummaryrefslogtreecommitdiff
path: root/target/riscv/insn_trans
AgeCommit message (Expand)AuthorFilesLines
2020-08-25target/riscv: Support the Virtual Instruction faultAlistair Francis1-1/+1
2020-08-25target/riscv: Allow generating hlv/hlvx/hsv instructionsAlistair Francis1-0/+340
2020-08-21target/riscv: check before allocating TCG tempsLIU Zhiwei2-8/+8
2020-08-21target/riscv: Clean up fmv.w.xLIU Zhiwei1-5/+1
2020-08-21target/riscv: Check nanboxed inputs in trans_rvf.inc.cRichard Henderson1-16/+55
2020-08-21target/riscv: Generate nanboxed results from trans_rvf.inc.cRichard Henderson1-0/+4
2020-08-21target/riscv: Generalize gen_nanbox_fpr to gen_nanbox_sRichard Henderson1-15/+1
2020-08-21meson: rename included C source files to .c.incPaolo Bonzini8-0/+0
2020-07-22target/riscv: fix vector index load/store constraintsLIU Zhiwei1-1/+9
2020-07-22target/riscv: Quiet Coverity complains about vamo*LIU Zhiwei1-0/+1
2020-07-13target/riscv: fix return value of do_opivx_widen()Frank Chang1-1/+1
2020-07-13target/riscv: correct the gvec IR called in gen_vec_rsub16_i64()Frank Chang1-1/+1
2020-07-13target/riscv: fix rsub gvec tcg_assert_listed_vecop assertionFrank Chang1-0/+5
2020-07-02target/riscv: vector compress instructionLIU Zhiwei1-0/+32
2020-07-02target/riscv: vector register gather instructionLIU Zhiwei1-0/+78
2020-07-02target/riscv: vector slide instructionsLIU Zhiwei1-0/+18
2020-07-02target/riscv: floating-point scalar move instructionsLIU Zhiwei1-0/+49
2020-07-02target/riscv: integer scalar move instructionLIU Zhiwei1-0/+60
2020-07-02target/riscv: integer extract instructionLIU Zhiwei1-0/+116
2020-07-02target/riscv: vector element index instructionLIU Zhiwei1-0/+25
2020-07-02target/riscv: vector iota instructionLIU Zhiwei1-0/+27
2020-07-02target/riscv: set-X-first mask bitLIU Zhiwei1-0/+28
2020-07-02target/riscv: vmfirst find-first-set mask bitLIU Zhiwei1-0/+32
2020-07-02target/riscv: vector mask population count vmpopcLIU Zhiwei1-0/+32
2020-07-02target/riscv: vector mask-register logical instructionsLIU Zhiwei1-0/+35
2020-07-02target/riscv: vector widening floating-point reduction instructionsLIU Zhiwei1-0/+3
2020-07-02target/riscv: vector single-width floating-point reduction instructionsLIU Zhiwei1-0/+5
2020-07-02target/riscv: vector wideing integer reduction instructionsLIU Zhiwei1-0/+4
2020-07-02target/riscv: vector single-width integer reduction instructionsLIU Zhiwei1-0/+18
2020-07-02target/riscv: narrowing floating-point/integer type-convert instructionsLIU Zhiwei1-0/+48
2020-07-02target/riscv: widening floating-point/integer type-convert instructionsLIU Zhiwei1-0/+48
2020-07-02target/riscv: vector floating-point/integer type-convert instructionsLIU Zhiwei1-0/+6
2020-07-02target/riscv: vector floating-point merge instructionsLIU Zhiwei1-0/+38
2020-07-02target/riscv: vector floating-point classify instructionsLIU Zhiwei1-0/+3
2020-07-02target/riscv: vector floating-point compare instructionsLIU Zhiwei1-0/+35
2020-07-02target/riscv: vector floating-point sign-injection instructionsLIU Zhiwei1-0/+8
2020-07-02target/riscv: vector floating-point min/max instructionsLIU Zhiwei1-0/+6
2020-07-02target/riscv: vector floating-point square-root instructionLIU Zhiwei1-0/+43
2020-07-02target/riscv: vector widening floating-point fused multiply-add instructionsLIU Zhiwei1-0/+10
2020-07-02target/riscv: vector single-width floating-point fused multiply-add instructionsLIU Zhiwei1-0/+18
2020-07-02target/riscv: vector widening floating-point multiplyLIU Zhiwei1-0/+4
2020-07-02target/riscv: vector single-width floating-point multiply/divide instructionsLIU Zhiwei1-0/+7
2020-07-02target/riscv: vector widening floating-point add/subtract instructionsLIU Zhiwei1-0/+149
2020-07-02target/riscv: vector single-width floating-point add/subtract instructionsLIU Zhiwei1-0/+118
2020-07-02target/riscv: vector narrowing fixed-point clip instructionsLIU Zhiwei1-0/+8
2020-07-02target/riscv: vector single-width scaling shift instructionsLIU Zhiwei1-0/+8
2020-07-02target/riscv: vector widening saturating scaled multiply-addLIU Zhiwei1-0/+9
2020-07-02target/riscv: vector single-width fractional multiply with rounding and satur...LIU Zhiwei1-0/+4
2020-07-02target/riscv: vector single-width averaging add and subtractLIU Zhiwei1-0/+7
2020-07-02target/riscv: vector single-width saturating add and subtractLIU Zhiwei1-0/+16
generated by cgit v1.1 at 2024-09-11 19:55:12 +0000