index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
riscv
/
fpu_helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2024-06-26
target/riscv: Fix froundnx.h nanbox check
Branislav Brzak
1
-1
/
+1
2023-07-10
riscv: Add support for the Zfa extension
Christoph Müllner
1
-0
/
+154
2023-07-10
target/riscv: Add support for Zfbfmin extension
Weiwei Li
1
-0
/
+12
2023-05-05
target/riscv: Fix format for indentation
Weiwei Li
1
-12
/
+12
2023-01-20
target/riscv: Remove helper_set_rod_rounding_mode
Richard Henderson
1
-5
/
+0
2023-01-20
target/riscv: Introduce helper_set_rounding_mode_chkfrm
Richard Henderson
1
-0
/
+37
2022-03-03
target/riscv: add support for zhinx/zhinxmin
Weiwei Li
1
-44
/
+45
2022-03-03
target/riscv: add support for zfinx
Weiwei Li
1
-44
/
+45
2021-12-20
target/riscv: add "set round to odd" rounding mode helper function
Frank Chang
1
-0
/
+5
2021-12-20
target/riscv: introduce floating-point rounding mode enum
Frank Chang
1
-6
/
+6
2021-12-20
target/riscv: zfh: half-precision floating-point classify
Kito Cheng
1
-0
/
+6
2021-12-20
target/riscv: zfh: half-precision floating-point compare
Kito Cheng
1
-0
/
+21
2021-12-20
target/riscv: zfh: half-precision convert and move
Kito Cheng
1
-0
/
+67
2021-12-20
target/riscv: zfh: half-precision computational
Kito Cheng
1
-0
/
+86
2021-10-29
target/riscv: change the api for RVF/RVD fmin/fmax
Chih-Min Chao
1
-4
/
+12
2021-05-11
target/riscv: Consolidate RV32/64 32-bit instructions
Alistair Francis
1
-8
/
+8
2020-12-17
target/riscv: fpu_helper: Match function defs in HELPER macros
Alistair Francis
1
-8
/
+0
2020-08-21
target/riscv: Check nanboxed inputs to fp helpers
Richard Henderson
1
-18
/
+46
2020-08-21
target/riscv: Generate nanboxed results from fp helpers
Richard Henderson
1
-19
/
+23
2020-07-02
target/riscv: vector floating-point classify instructions
LIU Zhiwei
1
-30
/
+3
2019-08-19
target/riscv: rationalise softfloat includes
Alex Bennée
1
-0
/
+1
2019-02-11
RISC-V: Use riscv prefix consistently on cpu helpers
Michael Clark
1
-3
/
+3
2018-12-20
Clean up includes
Markus Armbruster
1
-1
/
+0
2018-05-17
target/riscv: Remove floatX_maybe_silence_nan from conversions
Richard Henderson
1
-4
/
+2
2018-03-07
RISC-V FPU Support
Michael Clark
1
-0
/
+373