aboutsummaryrefslogtreecommitdiff
path: root/target/riscv/csr.c
AgeCommit message (Expand)AuthorFilesLines
2022-05-24target/riscv: Fix csr number based privilege checkingAnup Patel1-2/+6
2022-05-24target/riscv: Fix typo of mimpid cpu optionFrank Chang1-4/+4
2022-05-24target/riscv: Fix VS mode hypervisor CSR accessDylan Reid1-5/+5
2022-04-29target/riscv: rvk: add CSR support for ZkrWeiwei Li1-0/+80
2022-04-29target/riscv: Support configuarable marchid, mvendorid, mipid CSR valuesFrank Chang1-4/+34
2022-04-22target/riscv: csr: Hook debug CSR read/writeBin Meng1-0/+57
2022-04-22target/riscv: Allow software access to MIP SEIPAlistair Francis1-2/+6
2022-04-22target/riscv: Enable privileged spec version 1.12Atish Patra1-0/+5
2022-04-22target/riscv: Add *envcfg* CSRs supportAtish Patra1-0/+107
2022-04-22target/riscv: Add support for mconfigptrAtish Patra1-0/+2
2022-04-22target/riscv: Introduce privilege version field in the CSR ops.Atish Patra1-35/+68
2022-04-01target/riscv: Avoid leaking "no translation" TLB entriesPalmer Dabbelt1-6/+8
2022-03-06misc: Add missing "sysemu/cpu-timers.h" includePhilippe Mathieu-Daudé1-0/+1
2022-03-03target/riscv: hardwire mstatus.FS to zero when enable zfinxWeiwei Li1-5/+20
2022-02-21target: Add missing "qemu/timer.h" includePhilippe Mathieu-Daudé1-0/+1
2022-02-16target/riscv: Implement AIA IMSIC interface CSRsAnup Patel1-0/+203
2022-02-16target/riscv: Implement AIA xiselect and xireg CSRsAnup Patel1-0/+177
2022-02-16target/riscv: Implement AIA mtopi, stopi, and vstopi CSRsAnup Patel1-0/+156
2022-02-16target/riscv: Implement AIA interrupt filtering CSRsAnup Patel1-0/+23
2022-02-16target/riscv: Implement AIA hvictl and hviprioX CSRsAnup Patel1-1/+127
2022-02-16target/riscv: Implement AIA CSRs for 64 local interrupts on RV32Anup Patel1-103/+457
2022-02-16target/riscv: Implement hgeie and hgeip CSRsAnup Patel1-13/+30
2022-02-16target/riscv: Implement SGEIP bit in hip and hie CSRsAnup Patel1-7/+11
2022-02-16target/riscv: Fix trap cause for RV32 HS-mode CSR access from RV64 HS-modeAnup Patel1-1/+1
2022-01-21target/riscv: Relax UXL field for debuggingLIU Zhiwei1-4/+4
2022-01-21target/riscv: Enable uxl field writeLIU Zhiwei1-6/+22
2022-01-21target/riscv: Split out the vill from vtypeLIU Zhiwei1-1/+12
2022-01-21target/riscv: Create current pm fields in envLIU Zhiwei1-0/+19
2022-01-21target/riscv: Relax debug check for pm writeLIU Zhiwei1-0/+3
2022-01-21target/riscv: Create xl field in envLIU Zhiwei1-0/+2
2022-01-21target/riscv: Adjust pmpcfg access with mxlLIU Zhiwei1-0/+19
2022-01-21target/riscv: rvv-1.0: Add Zve32f extension into RISC-VFrank Chang1-1/+1
2022-01-21target/riscv: rvv-1.0: Add Zve64f extension into RISC-VFrank Chang1-1/+5
2022-01-08target/riscv: actual functions to realize crs 128-bit insnsFrédéric Pétrot1-30/+165
2022-01-08target/riscv: helper functions to wrap calls to 128-bit csr insnsFrédéric Pétrot1-0/+17
2021-12-20target/riscv: rvv-1.0: implement vstart CSRFrank Chang1-1/+5
2021-12-20target/riscv: rvv-1.0: check MSTATUS_VS when accessing vector csr registersFrank Chang1-0/+5
2021-12-20target/riscv: rvv-1.0: add vlenb registerGreentime Hu1-0/+7
2021-12-20target/riscv: rvv-1.0: add vcsr registerLIU Zhiwei1-0/+17
2021-12-20target/riscv: rvv-1.0: remove rvv related codes from fcsr registersFrank Chang1-13/+0
2021-12-20target/riscv: rvv-1.0: introduce writable misa.v fieldFrank Chang1-1/+1
2021-12-20target/riscv: rvv-1.0: add sstatus VS fieldLIU Zhiwei1-1/+1
2021-12-20target/riscv: rvv-1.0: set mstatus.SD bit if mstatus.VS is dirtyFrank Chang1-0/+1
2021-12-20target/riscv: rvv-1.0: add mstatus VS fieldLIU Zhiwei1-1/+11
2021-10-28target/riscv: Support CSRs required for RISC-V PM extension except for the h-...Alexey Baturo1-0/+285
2021-10-22target/riscv: Compute mstatus.sd on demandRichard Henderson1-15/+22
2021-10-22target/riscv: Add MXL/SXL/UXL to TB_FLAGSRichard Henderson1-0/+3
2021-10-22target/riscv: Replace riscv_cpu_is_32bit with riscv_cpu_mxlRichard Henderson1-12/+12
2021-10-22target/riscv: Split misa.mxl and misa.extRichard Henderson1-15/+29
2021-09-21target/riscv: csr: Rename HCOUNTEREN_CY and friendsBin Meng1-12/+12
generated by cgit v1.1 at 2024-12-27 08:32:09 +0000