aboutsummaryrefslogtreecommitdiff
path: root/target/riscv/cpu.c
AgeCommit message (Expand)AuthorFilesLines
2024-07-18target/riscv: Expose the Smcntrpmf configAtish Patra1-0/+1
2024-07-18target/riscv: Add cycle & instret privilege mode filtering propertiesKaiwen Xue1-0/+1
2024-07-18target/riscv: Expose zabha extension as a cpu propertyLIU Zhiwei1-0/+2
2024-07-18target/riscv: Support Zama16b extensionLIU Zhiwei1-0/+2
2024-07-18target/riscv: Add zcmop extensionLIU Zhiwei1-0/+2
2024-07-18target/riscv: Add zimop extensionLIU Zhiwei1-0/+2
2024-07-11target: Set TCGCPUOps::cpu_exec_halt to target's has_work implementationPeter Maydell1-1/+1
2024-06-26target/riscv: Add multi extension implied rulesFrank Chang1-0/+340
2024-06-26target/riscv: Add MISA extension implied rulesFrank Chang1-1/+49
2024-06-26target/riscv: Introduce extension implied rules definitionFrank Chang1-0/+8
2024-06-26target/riscv: Support the version for ss1p13Fea.Wang1-1/+5
2024-06-26target/riscv: Reuse the conversion function of priv_specJim Shu1-1/+1
2024-06-04Merge tag 'hw-misc-accel-20240604' of https://github.com/philmd/qemu into sta...Richard Henderson1-2/+8
2024-06-04target/riscv: Restrict 'rv128' machine to TCG acceleratorPhilippe Mathieu-Daudé1-2/+8
2024-06-03target/riscv: Remove experimental prefix from "B" extensionRob Bradford1-1/+1
2024-06-03riscv: thead: Add th.sxstatus CSR emulationChristoph Müllner1-0/+1
2024-06-03target/riscv: Implement dynamic establishment of custom decoderHuang Tao1-0/+1
2024-06-03target/riscv/cpu.c: fix Zvkb extension configYangyu Chen1-1/+1
2024-06-03target/riscv: Add support for Zve64x extensionJason Chien1-0/+2
2024-06-03target/riscv: Add support for Zve32x extensionJason Chien1-0/+2
2024-04-25hw, target: Add ResetType argument to hold and exit phase methodsPeter Maydell1-2/+2
2024-03-22target/riscv: do not enable all named features by defaultDaniel Henrique Barboza1-31/+9
2024-03-12target: Replace CPU_GET_CLASS(cpu -> obj) in cpu_reset_hold() handlerPhilippe Mathieu-Daudé1-1/+1
2024-03-08target/riscv: move ratified/frozen exts to non-experimentalDaniel Henrique Barboza1-13/+9
2024-03-08RISC-V: Add support for ZtsoPalmer Dabbelt1-0/+2
2024-03-08target/riscv: Promote svade to a normal extensionAndrew Jones1-7/+2
2024-03-08target/riscv: Gate hardware A/D PTE bit updatingAndrew Jones1-1/+2
2024-03-08target/riscv: Reset henvcfg to zeroAndrew Jones1-2/+1
2024-03-08target/riscv: add remaining named featuresDaniel Henrique Barboza1-7/+35
2024-03-08target/riscv: add riscv,isa to named featuresDaniel Henrique Barboza1-4/+13
2024-02-28hw/core/cpu: Remove gdb_get_dynamic_xml memberAkihiko Odaki1-14/+0
2024-02-28gdbstub: Infer number of core registers from XMLAkihiko Odaki1-1/+0
2024-02-28target/riscv: Use GDBFeature for dynamic XMLAkihiko Odaki1-2/+2
2024-02-09target/riscv: add rv32i, rv32e and rv64e CPUsDaniel Henrique Barboza1-0/+21
2024-02-09target/riscv/cpu.c: add riscv_bare_cpu_init()Daniel Henrique Barboza1-16/+29
2024-02-09target/riscv: support new isa extension detection devicetree propertiesConor Dooley1-0/+54
2024-02-09target/riscv: use misa_mxl_max to populate isa string rather than TARGET_LONG...Conor Dooley1-1/+9
2024-02-09target/riscv: Expose Zaamo and Zalrsc extensionsRob Bradford1-0/+5
2024-02-09target/riscv: Validate misa_mxl_max only onceAkihiko Odaki1-0/+21
2024-02-09target/riscv: Move misa_mxl_max to classAkihiko Odaki1-76/+84
2024-02-09target/riscv/cpu.c: remove cpu->cfg.vlenDaniel Henrique Barboza1-5/+3
2024-02-09target/riscv: add 'vlenb' field in cpu->cfgDaniel Henrique Barboza1-1/+3
2024-02-09target/riscv/cpu.c: move 'marchid' to riscv_cpu_properties[]Daniel Henrique Barboza1-53/+57
2024-02-09target/riscv/cpu.c: move 'mimpid' to riscv_cpu_properties[]Daniel Henrique Barboza1-32/+36
2024-02-09target/riscv/cpu.c: move 'mvendorid' to riscv_cpu_properties[]Daniel Henrique Barboza1-32/+37
2024-02-09target/riscv: remove riscv_cpu_options[]Daniel Henrique Barboza1-5/+0
2024-02-09target/riscv: move 'cboz_blocksize' to riscv_cpu_properties[]Daniel Henrique Barboza1-1/+37
2024-02-09target/riscv: move 'cbop_blocksize' to riscv_cpu_properties[]Daniel Henrique Barboza1-1/+37
2024-02-09target/riscv: move 'cbom_blocksize' to riscv_cpu_properties[]Daniel Henrique Barboza1-1/+38
2024-02-09target/riscv: create finalize_features() for KVMDaniel Henrique Barboza1-5/+11
generated by cgit v1.1 at 2024-08-21 03:15:39 +0000