aboutsummaryrefslogtreecommitdiff
path: root/target/loongarch/cpu.c
AgeCommit message (Expand)AuthorFilesLines
2022-11-04target/loongarch: Fix emulation of float-point disable exceptionRui Wang1-0/+2
2022-11-04target/loongarch: Fix raise_mmu_exception() set wrong exception_indexSong Gao1-0/+1
2022-11-04target/loongarch: Add exception subcodeSong Gao1-2/+5
2022-10-26target/loongarch: Convert to tcg_ops restore_state_to_opcRichard Henderson1-0/+11
2022-10-04accel/tcg: Introduce tb_pc and log_pcRichard Henderson1-1/+1
2022-10-04hw/core: Add CPUClass.get_pcRichard Henderson1-0/+9
2022-08-05target/loongarch: add gdb_arch_name()Song Gao1-0/+6
2022-08-05target/loongarch: Fix GDB get the wrong pcSong Gao1-1/+1
2022-07-19hw/loongarch: Add fdt supportXiaojuan Yang1-0/+1
2022-07-19target/loongarch/cpu: Fix cpucfg default valueXiaojuan Yang1-1/+1
2022-07-19target/loongarch/cpu: Fix coverity errors about excp_namesXiaojuan Yang1-3/+3
2022-07-19target/loongarch: Fix loongarch_cpu_class_by_nameXiaojuan Yang1-5/+15
2022-07-05target/loongarch: Clean up tlb when cpu resetSong Gao1-0/+1
2022-07-04target/loongarch: Fix the meaning of ECFG reg's VS fieldXiaojuan Yang1-0/+4
2022-07-04target/loongarch: Adjust functions and structure to support user-modeSong Gao1-1/+20
2022-07-04target/loongarch: remove unused include hw/loader.hSong Gao1-1/+0
2022-07-04target/loongarch: Fix helper_asrtle_d/asrtgt_d raise wrong exceptionSong Gao1-0/+2
2022-07-04target/loongarch: Fix missing update CSR_BADVSong Gao1-4/+6
2022-06-06target/loongarch: Add gdb support.Xiaojuan Yang1-0/+9
2022-06-06hw/loongarch: Add support loongson3 virt machine type.Xiaojuan Yang1-0/+2
2022-06-06target/loongarch: Add LoongArch IOCSR instructionXiaojuan Yang1-0/+44
2022-06-06target/loongarch: Add constant timer supportXiaojuan Yang1-0/+2
2022-06-06target/loongarch: Add LoongArch interrupt and exception handleXiaojuan Yang1-0/+230
2022-06-06target/loongarch: Add MMU support for LoongArch CPU.Xiaojuan Yang1-0/+24
2022-06-06target/loongarch: Implement qmp_query_cpu_definitions()Xiaojuan Yang1-0/+26
2022-06-06target/loongarch: Add basic vmstate description of CPU.Xiaojuan Yang1-0/+1
2022-06-06target/loongarch: Add CSRs definitionXiaojuan Yang1-0/+41
2022-06-06target/loongarch: Add floating point arithmetic instruction translationSong Gao1-0/+1
2022-06-06target/loongarch: Add core definitionSong Gao1-0/+324
generated by cgit v1.1 at 2024-08-19 07:22:18 +0000