index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
i386
Age
Commit message (
Expand
)
Author
Files
Lines
2023-07-08
target/i386: Use aesdec_ISB_ISR_IMC_AK
Richard Henderson
1
-10
/
+6
2023-07-08
target/i386: Use aesenc_SB_SR_MC_AK
Richard Henderson
1
-9
/
+5
2023-07-08
target/i386: Use aesdec_IMC
Richard Henderson
1
-8
/
+3
2023-07-08
target/i386: Use aesdec_ISB_ISR_AK
Richard Henderson
1
-5
/
+5
2023-07-08
target/i386: Use aesenc_SB_SR_AK
Richard Henderson
1
-5
/
+6
2023-07-07
target/i386: Add new CPU model GraniteRapids
Tao Su
1
-0
/
+136
2023-07-07
target/i386: Add few security fix bits in ARCH_CAPABILITIES into SapphireRapi...
Lei Wang
1
-2
/
+11
2023-07-07
target/i386: Add new bit definitions of MSR_IA32_ARCH_CAPABILITIES
Tao Su
1
-0
/
+4
2023-07-07
target/i386: Allow MCDT_NO if host supports
Tao Su
1
-0
/
+4
2023-07-07
target/i386: Add support for MCDT_NO in CPUID enumeration
Tao Su
2
-0
/
+30
2023-07-07
target/i386: Adjust feature level according to FEAT_7_1_EDX
Tao Su
1
-0
/
+1
2023-06-29
Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into staging
Richard Henderson
2
-12
/
+101
2023-06-29
target/i386: emulate 64-bit ring 0 for linux-user if LM feature is set
Paolo Bonzini
2
-4
/
+17
2023-06-29
target/i386: ignore CPL0-specific features in user mode emulation
Paolo Bonzini
1
-7
/
+76
2023-06-29
target/i386: ignore ARCH_CAPABILITIES features in user mode emulation
Paolo Bonzini
1
-0
/
+7
2023-06-29
target/i386: Export MSR_ARCH_CAPABILITIES bits to guests
Pawan Gupta
1
-2
/
+2
2023-06-28
exec/memory: Add symbolic value for memory listener priority for accel
Isaku Yamahata
3
-3
/
+3
2023-06-28
target/i386/WHPX: Fix error message when fail to set ProcessorCount
Zhao Liu
1
-2
/
+2
2023-06-28
accel: Rename HVF 'struct hvf_vcpu_state' -> AccelCPUState
Philippe Mathieu-Daudé
8
-233
/
+233
2023-06-28
accel: Rename 'cpu_state' -> 'cs'
Philippe Mathieu-Daudé
2
-195
/
+195
2023-06-28
accel: Inline WHPX get_whpx_vcpu()
Philippe Mathieu-Daudé
1
-19
/
+10
2023-06-28
accel: Rename WHPX 'struct whpx_vcpu' -> AccelCPUState
Philippe Mathieu-Daudé
1
-15
/
+15
2023-06-28
accel: Remove WHPX unreachable error path
Philippe Mathieu-Daudé
1
-6
/
+0
2023-06-28
accel: Inline NVMM get_qemu_vcpu()
Philippe Mathieu-Daudé
1
-17
/
+11
2023-06-28
accel: Rename NVMM 'struct qemu_vcpu' -> AccelCPUState
Philippe Mathieu-Daudé
1
-16
/
+16
2023-06-28
accel: Remove NVMM unreachable error path
Philippe Mathieu-Daudé
1
-4
/
+0
2023-06-28
accel: Move HAX hThread to accelerator context
Philippe Mathieu-Daudé
4
-3
/
+6
2023-06-28
accel: Rename HAX 'struct hax_vcpu_state' -> AccelCPUState
Philippe Mathieu-Daudé
6
-18
/
+19
2023-06-28
accel: Rename 'hax_vcpu' as 'accel' in CPUState
Philippe Mathieu-Daudé
4
-16
/
+16
2023-06-28
accel: Destroy HAX vCPU threads once done
Philippe Mathieu-Daudé
2
-0
/
+4
2023-06-28
accel: Fix a leak on Windows HAX
Philippe Mathieu-Daudé
1
-0
/
+3
2023-06-28
accel: Remove unused hThread variable on TCG/WHPX
Philippe Mathieu-Daudé
1
-3
/
+0
2023-06-28
accel: Re-enable WHPX cross-build on case sensitive filesystems
Philippe Mathieu-Daudé
2
-4
/
+4
2023-06-26
target: Widen pc/cs_base in cpu_get_tb_cpu_state
Anton Johansson
1
-2
/
+2
2023-06-26
target/i386: implement SYSCALL/SYSRET in 32-bit emulators
Paolo Bonzini
6
-13
/
+11
2023-06-26
target/i386: implement RDPID in TCG
Paolo Bonzini
4
-13
/
+44
2023-06-26
target/i386: sysret and sysexit are privileged
Paolo Bonzini
1
-2
/
+2
2023-06-26
target/i386: AMD only supports SYSENTER/SYSEXIT in 32-bit mode
Paolo Bonzini
1
-4
/
+6
2023-06-26
target/i386: Intel only supports SYSCALL/SYSRET in long mode
Paolo Bonzini
2
-1
/
+12
2023-06-26
target/i386: TCG supports WBNOINVD
Paolo Bonzini
2
-2
/
+3
2023-06-26
target/i386: TCG supports XSAVEERPTR
Paolo Bonzini
1
-1
/
+3
2023-06-26
target/i386: do not accept RDSEED if CPUID bit absent
Paolo Bonzini
1
-0
/
+8
2023-06-26
target/i386: TCG supports RDSEED
Paolo Bonzini
1
-3
/
+2
2023-06-26
target/i386: TCG supports 3DNow! prefetch(w)
Paolo Bonzini
1
-1
/
+2
2023-06-26
target/i386: fix INVD vmexit
Paolo Bonzini
1
-1
/
+1
2023-06-20
meson: Replace softmmu_ss -> system_ss
Philippe Mathieu-Daudé
7
-14
/
+14
2023-06-20
meson: Replace CONFIG_SOFTMMU -> CONFIG_SYSTEM_ONLY
Philippe Mathieu-Daudé
1
-1
/
+1
2023-06-20
target/i386: Simplify i386_tr_init_disas_context()
Philippe Mathieu-Daudé
1
-3
/
+0
2023-06-13
target/i386: Rename helper template headers as '.h.inc'
Philippe Mathieu-Daudé
6
-11
/
+11
2023-06-13
target/i386/helper: Shuffle do_cpu_init()
Philippe Mathieu-Daudé
1
-8
/
+4
[next]