aboutsummaryrefslogtreecommitdiff
path: root/target/i386/cpu.h
AgeCommit message (Expand)AuthorFilesLines
2024-08-21target/i386: Fix carry flag for BLSIRichard Henderson1-0/+5
2024-07-22Add support for RAPL MSRs in KVM/QemuAnthony Harivel1-0/+8
2024-07-16target/i386/tcg: Introduce x86_mmu_index_{kernel_,}plRichard Henderson1-9/+2
2024-07-04target/i386/SEV: implement mask_cpuid_featuresPaolo Bonzini1-0/+4
2024-07-03target/i386: do not include undefined bits in the AMD topoext leafPaolo Bonzini1-0/+3
2024-07-03target/i386: pass X86CPU to x86_cpu_get_supported_feature_wordPaolo Bonzini1-2/+1
2024-06-28target/i386: give CC_OP_POPCNT low bits corresponding to MO_TLPaolo Bonzini1-2/+11
2024-06-28target/i386: use cpu_cc_dst for CC_OP_POPCNTPaolo Bonzini1-1/+1
2024-06-19target/i386: Remove X86CPU::kvm_no_smi_migration fieldPhilippe Mathieu-Daudé1-3/+0
2024-06-11target/i386: rewrite flags writeback for ADCX/ADOXPaolo Bonzini1-4/+5
2024-06-08i386: Add support for overflow recoveryJohn Allen1-0/+1
2024-06-08i386: Add support for SUCCOR featureJohn Allen1-0/+4
2024-06-08i386: Fix MCE support for AMD hostsJohn Allen1-0/+2
2024-06-08target/i386: Add get/set/migrate support for FRED MSRsXin Li1-0/+22
2024-06-08target/i386: enumerate VMX nested-exception supportXin Li1-0/+1
2024-06-08target/i386: mark CR4.FRED not reservedXin Li1-1/+16
2024-06-08target/i386: add support for FRED in CPUID enumerationXin Li1-0/+6
2024-05-26target/i386: Pass host pointer and size to cpu_x86_{xsave,xrstor}Richard Henderson1-2/+2
2024-05-26target/i386: Pass host pointer and size to cpu_x86_{fxsave,fxrstor}Richard Henderson1-2/+2
2024-05-26target/i386: Pass host pointer and size to cpu_x86_{fsave,frstor}Richard Henderson1-4/+6
2024-05-26target/i386: Add {hw,sw}_reserved to X86LegacyXSaveAreaRichard Henderson1-14/+25
2024-05-26target/i386: Add rbfm argument to cpu_x86_{xsave,xrstor}Richard Henderson1-2/+2
2024-05-22i386/cpu: Use CPUCacheInfo.share_level to encode CPUID[4]Zhao Liu1-0/+5
2024-05-22i386: Add cache topology info in CPUCacheInfoZhao Liu1-0/+7
2024-05-22i386/cpu: Introduce module-id to X86CPUZhao Liu1-0/+1
2024-05-22i386: Expose module level in CPUID[0x1F]Zhao Liu1-0/+1
2024-05-22i386: Introduce module level cpu topology to CPUX86StateZhao Liu1-0/+3
2024-05-22i386: Split topology types of CPUID[0x1F] from the definitions of CPUID[0xB]Zhao Liu1-4/+9
2024-05-22i386/cpu: Introduce bitmap to cache available CPU topology levelsZhao Liu1-0/+4
2024-05-22target/i386: add control bits support for LAMBinbin Wu1-1/+6
2024-05-22target/i386: add support for LAM in CPUID enumerationRobert Hoo1-0/+2
2024-05-10target/i386: remove PCOMMIT from TCG, deprecate propertyPaolo Bonzini1-2/+0
2024-05-07target/i386: Fix CPUID encoding of Fn8000001E_ECXBabu Moger1-0/+6
2024-04-26target: Define TCG_GUEST_DEFAULT_MO in 'cpu-param.h'Philippe Mathieu-Daudé1-3/+0
2024-04-18target/i386: add guest-phys-bits cpu propertyGerd Hoffmann1-0/+8
2024-03-18target/i386: fix direction of "32-bit MMU" testPaolo Bonzini1-1/+1
2024-02-28target/i386: Fix physical address truncationPaolo Bonzini1-0/+6
2024-02-28target/i386: use separate MMU indexes for 32-bit accessesPaolo Bonzini1-10/+24
2024-02-28target/i386: introduce function to query MMU indicesPaolo Bonzini1-0/+10
2024-02-14apic, i386/tcg: add x2apic transitionsBui Quang Minh1-0/+4
2024-02-14apic: add support for x2APIC modeBui Quang Minh1-0/+2
2024-02-14i386/tcg: implement x2APIC registers MSR accessBui Quang Minh1-0/+3
2024-02-03include/exec: Implement cpu_mmu_index genericallyRichard Henderson1-6/+0
2024-02-03target/i386: Populate CPUClass.mmu_indexRichard Henderson1-7/+6
2023-12-29target/i386: introduce flags writeback mechanismPaolo Bonzini1-0/+1
2023-12-29target/i386: clean up cpu_cc_compute_allPaolo Bonzini1-2/+2
2023-12-12target/i386: Fix 32-bit wrapping of pc/eip computationRichard Henderson1-2/+7
2023-11-07hw/cpu: Update the comments of nr_cores and nr_diesZhao Liu1-0/+1
2023-11-07target: Move ArchCPUClass definition to 'cpu.h'Philippe Mathieu-Daudé1-0/+38
2023-11-07target: Declare FOO_CPU_TYPE_NAME/SUFFIX in 'cpu-qom.h'Philippe Mathieu-Daudé1-2/+0
generated by cgit v1.1 at 2024-09-18 06:00:27 +0000