index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
Age
Commit message (
Expand
)
Author
Files
Lines
2024-03-12
target: Replace CPU_GET_CLASS(cpu -> obj) in cpu_reset_hold() handler
Philippe Mathieu-Daudé
1
-7
/
+7
2024-03-12
bulk: Access existing variables initialized to &S->F when available
Philippe Mathieu-Daudé
3
-6
/
+6
2024-03-08
target/arm: Move v7m-related code from cpu32.c into a separate file
Thomas Huth
4
-261
/
+296
2024-03-07
target/arm: Fix 32-bit SMOPA
Richard Henderson
1
-33
/
+46
2024-03-07
target/arm: Enable FEAT_ECV for 'max' CPU
Peter Maydell
1
-0
/
+1
2024-03-07
target/arm: Implement FEAT_ECV CNTPOFF_EL2 handling
Peter Maydell
4
-2
/
+73
2024-03-07
target/arm: Define CNTPCTSS_EL0 and CNTVCTSS_EL0
Peter Maydell
1
-0
/
+43
2024-03-07
target/arm: Implement new FEAT_ECV trap bits
Peter Maydell
2
-5
/
+51
2024-03-07
target/arm: Don't allow RES0 CNTHCTL_EL2 bits to be written
Peter Maydell
1
-0
/
+18
2024-03-07
target/arm: use FIELD macro for CNTHCTL bit definitions
Peter Maydell
2
-7
/
+29
2024-03-07
target/arm: Timer _EL02 registers UNDEF for E2H == 0
Peter Maydell
1
-1
/
+1
2024-03-07
target/arm: Move some register related defines to internals.h
Peter Maydell
2
-128
/
+128
2024-03-05
target/arm: Do memory type alignment check when translation enabled
Richard Henderson
1
-0
/
+39
2024-03-05
target/arm: Do memory type alignment check when translation disabled
Richard Henderson
1
-2
/
+32
2024-03-05
target/arm: Support 32-byte alignment in pow2_align
Richard Henderson
1
-7
/
+1
2024-02-29
target/arm: Enable TARGET_PAGE_BITS_VARY for AArch64 user-only
Richard Henderson
2
-23
/
+34
2024-02-28
hw/core/cpu: Remove gdb_get_dynamic_xml member
Akihiko Odaki
3
-25
/
+0
2024-02-28
gdbstub: Infer number of core registers from XML
Akihiko Odaki
2
-2
/
+0
2024-02-28
gdbstub: Change gdb_get_reg_cb and gdb_set_reg_cb
Akihiko Odaki
3
-29
/
+61
2024-02-28
gdbstub: Use GDBFeature for gdb_register_coprocessor
Akihiko Odaki
1
-16
/
+19
2024-02-28
target/arm: Use GDBFeature for dynamic XML
Akihiko Odaki
4
-137
/
+123
2024-02-27
arm/ptw: Handle atomic updates of page tables entries in MMIO during PTW.
Jonathan Cameron
1
-2
/
+62
2024-02-27
target/arm: Advertise Cortex-A53 erratum #843419 fix via REVIDR
Ard Biesheuvel
1
-1
/
+1
2024-02-15
target/arm: Allow access to SPSR_hyp from hyp mode
Peter Maydell
2
-19
/
+43
2024-02-15
target/arm: Add Cortex-R52 IMPDEF sysregs
Peter Maydell
1
-0
/
+108
2024-02-15
target/arm: The Cortex-R52 has a read-only CBAR
Peter Maydell
1
-0
/
+1
2024-02-15
target/arm: Use new CBAR encoding for all v8 CPUs, not all aarch64 CPUs
Peter Maydell
1
-1
/
+1
2024-02-15
target/arm: Don't get MDCR_EL2 in pmu_counter_enabled() before checking ARM_F...
Peter Maydell
1
-2
/
+10
2024-02-15
target/arm: Fix SVE/SME gross MTE suppression checks
Richard Henderson
2
-10
/
+10
2024-02-15
target/arm: Handle mte in do_ldrq, do_ldro
Richard Henderson
1
-2
/
+13
2024-02-15
target/arm: Split out make_svemte_desc
Richard Henderson
3
-33
/
+31
2024-02-15
target/arm: Adjust and validate mtedesc sizem1
Richard Henderson
2
-4
/
+5
2024-02-15
target/arm: Fix nregs computation in do_{ld,st}_zpa
Richard Henderson
1
-8
/
+8
2024-02-03
Merge tag 'pull-tcg-20240202-2' of https://gitlab.com/rth7680/qemu into staging
Peter Maydell
8
-30
/
+28
2024-02-03
include/exec: Implement cpu_mmu_index generically
Richard Henderson
1
-13
/
+0
2024-02-03
target/arm: Populate CPUClass.mmu_index
Richard Henderson
1
-0
/
+6
2024-02-03
target/arm: Split out arm_env_mmu_index
Richard Henderson
6
-17
/
+22
2024-02-02
target/arm: Reinstate "vfp" property on AArch32 CPUs
Peter Maydell
1
-0
/
+4
2024-02-02
target/arm: Add ID_AA64ZFR0_EL1.B16B16 to the exposed-to-userspace set
Peter Maydell
1
-0
/
+1
2024-02-02
target/arm: fix exception syndrome for AArch32 bkpt insn
Jan Klötzke
2
-0
/
+26
2024-01-29
include/qemu: Add TCGCPUOps typedef to typedefs.h
Richard Henderson
2
-2
/
+2
2024-01-29
target: Use vaddr in gen_intermediate_code
Anton Johansson
1
-1
/
+1
2024-01-26
target/arm: Fix incorrect aa64_tidcp1 feature check
Peter Maydell
1
-1
/
+1
2024-01-26
target/arm: Fix A64 scalar SQSHRN and SQRSHRN
Peter Maydell
1
-1
/
+1
2024-01-26
target/arm: Move GTimer definitions to new 'gtimer.h' header
Philippe Mathieu-Daudé
7
-7
/
+27
2024-01-26
target/arm: Move e2h_access() helper around
Philippe Mathieu-Daudé
1
-14
/
+15
2024-01-26
target/arm: Move ARM_CPU_IRQ/FIQ definitions to 'cpu-qom.h' header
Philippe Mathieu-Daudé
3
-6
/
+7
2024-01-26
target/arm: Expose M-profile register bank index definitions
Philippe Mathieu-Daudé
2
-15
/
+15
2024-01-26
target/arm: Declare ARM_CPU_TYPE_NAME/SUFFIX in 'cpu-qom.h'
Philippe Mathieu-Daudé
2
-2
/
+3
2024-01-26
target/arm: Expose arm_cpu_mp_affinity() in 'multiprocessing.h' header
Philippe Mathieu-Daudé
6
-5
/
+25
[next]