index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
Age
Commit message (
Expand
)
Author
Files
Lines
2020-05-04
target/arm: Move gen_ function typedefs to translate.h
Peter Maydell
2
-17
/
+17
2020-05-04
target/arm: Convert Neon 3-reg-same VMUL, VMLA, VMLS, VSHL to decodetree
Peter Maydell
3
-25
/
+56
2020-05-04
target/arm: Convert Neon 3-reg-same VQADD/VQSUB to decodetree
Peter Maydell
3
-12
/
+23
2020-05-04
target/arm: Convert Neon 3-reg-same comparisons to decodetree
Peter Maydell
3
-20
/
+33
2020-05-04
target/arm: Convert Neon 3-reg-same VMAX/VMIN to decodetree
Peter Maydell
3
-19
/
+21
2020-05-04
target/arm: Convert Neon 3-reg-same logic ops to decodetree
Peter Maydell
3
-37
/
+32
2020-05-04
target/arm: Convert Neon 3-reg-same VADD/VSUB to decodetree
Peter Maydell
5
-19
/
+68
2020-05-04
target/arm: Convert Neon 'load/store single structure' to decodetree
Peter Maydell
3
-147
/
+100
2020-05-04
target/arm: Convert Neon 'load single structure to all lanes' to decodetree
Peter Maydell
3
-53
/
+80
2020-05-04
target/arm: Convert Neon load/store multiple structures to decodetree
Peter Maydell
3
-89
/
+133
2020-05-04
target/arm: Convert VFM[AS]L (scalar) to decodetree
Peter Maydell
3
-106
/
+40
2020-05-04
target/arm: Convert V[US]DOT (scalar) to decodetree
Peter Maydell
3
-12
/
+39
2020-05-04
target/arm: Convert VCMLA (scalar) to decodetree
Peter Maydell
3
-25
/
+46
2020-05-04
target/arm: Convert VFM[AS]L (vector) to decodetree
Peter Maydell
3
-91
/
+38
2020-05-04
target/arm: Convert V[US]DOT (vector) to decodetree
Peter Maydell
3
-8
/
+37
2020-05-04
target/arm: Convert VCADD (vector) to decodetree
Peter Maydell
3
-10
/
+41
2020-05-04
target/arm: Convert VCMLA (vector) to decodetree
Peter Maydell
3
-10
/
+49
2020-05-04
target/arm: Add stubs for AArch32 Neon decodetree
Peter Maydell
6
-2
/
+169
2020-05-04
target/arm: Don't allow Thumb Neon insns without FEATURE_NEON
Peter Maydell
1
-8
/
+8
2020-05-04
target/arm/translate-vfp.inc.c: Remove duplicate simd_r32 check
Peter Maydell
1
-6
/
+0
2020-05-04
target/arm: Use uint64_t for midr field in CPU state struct
Philippe Mathieu-Daudé
2
-2
/
+2
2020-05-04
target/arm: Use correct variable for setting 'max' cpu's ID_AA64DFR0
Peter Maydell
1
-3
/
+3
2020-05-04
target/arm: Implement ARMv8.2-TTS2UXN
Peter Maydell
4
-6
/
+49
2020-05-04
target/arm: Add new 's1_is_el0' argument to get_phys_addr_lpae()
Peter Maydell
1
-1
/
+28
2020-05-04
target/arm: Use enum constant in get_phys_addr_lpae() call
Peter Maydell
1
-2
/
+3
2020-05-04
target/arm: Don't use a TLB for ARMMMUIdx_Stage2
Peter Maydell
3
-108
/
+27
2020-05-04
target/arm: Make VQDMULL undefined when U=1
Fredrik Strupe
1
-1
/
+1
2020-04-30
target/arm/cpu: Update coding style to make checkpatch.pl happy
Philippe Mathieu-Daudé
1
-3
/
+6
2020-04-30
target/arm: Make cpu_register() available for other files
Thomas Huth
3
-16
/
+11
2020-04-30
target/arm: Restrict the Address Translate write operation to TCG accel
Philippe Mathieu-Daudé
1
-0
/
+17
2020-04-30
target/arm: Vectorize integer comparison vs zero
Richard Henderson
6
-123
/
+278
2020-04-22
target/arm: Fix ID_MMFR4 value on AArch64 'max' CPU
Peter Maydell
1
-1
/
+1
2020-04-15
gdbstub: Do not use memset() on GByteArray
Philippe Mathieu-Daudé
1
-2
/
+1
2020-04-03
target/arm: Remove obsolete TODO note from get_phys_addr_lpae()
Peter Maydell
1
-6
/
+1
2020-04-03
target/arm: PSTATE.PAN should not clear exec bits
Peter Maydell
1
-2
/
+4
2020-04-03
target/arm: don't expose "ieee_half" via gdbstub
Alex Bennée
1
-1
/
+6
2020-03-30
target/arm: fix incorrect current EL bug in aarch32 exception emulation
Changbin Du
1
-1
/
+4
2020-03-23
target/arm: Move computation of index in handle_simd_dupe
Richard Henderson
1
-1
/
+2
2020-03-23
target/arm: Assert immh != 0 in disas_simd_shift_imm
Richard Henderson
1
-0
/
+3
2020-03-23
target/arm: Rearrange disabled check for watchpoints
Richard Henderson
1
-5
/
+6
2020-03-19
Merge remote-tracking branch 'remotes/ehabkost/tags/x86-and-machine-pull-requ...
Peter Maydell
2
-5
/
+5
2020-03-18
Merge remote-tracking branch 'remotes/stsquad/tags/pull-testing-and-gdbstub-1...
Peter Maydell
5
-64
/
+335
2020-03-18
Merge remote-tracking branch 'remotes/armbru/tags/pull-error-2020-03-17' into...
Peter Maydell
1
-6
/
+2
2020-03-17
cpu: Use DeviceClass reset instead of a special CPUClass reset
Peter Maydell
2
-5
/
+5
2020-03-17
target/arm: don't bother with id_aa64pfr0_read for USER_ONLY
Alex Bennée
1
-5
/
+15
2020-03-17
target/arm: generate xml description of our SVE registers
Alex Bennée
3
-5
/
+261
2020-03-17
target/arm: default SVE length to 64 bytes for linux-user
Alex Bennée
1
-3
/
+4
2020-03-17
target/arm: explicitly encode regnum in our XML
Alex Bennée
3
-8
/
+13
2020-03-17
target/arm: prepare for multiple dynamic XMLs
Alex Bennée
3
-24
/
+30
2020-03-17
gdbstub: extend GByteArray to read register helpers
Alex Bennée
4
-15
/
+12
[next]