index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
Age
Commit message (
Expand
)
Author
Files
Lines
2024-04-30
hvf: arm: Remove PL1_WRITE_MASK
Zenghui Yu
1
-1
/
+0
2024-04-26
exec: Declare CPUBreakpoint/CPUWatchpoint type in 'breakpoint.h' header
Philippe Mathieu-Daudé
1
-0
/
+1
2024-04-26
accel/hvf: Use accel-specific per-vcpu @dirty field
Philippe Mathieu-Daudé
1
-2
/
+2
2024-04-26
target: Define TCG_GUEST_DEFAULT_MO in 'cpu-param.h'
Philippe Mathieu-Daudé
2
-5
/
+4
2024-04-26
exec: Rename NEED_CPU_H -> COMPILING_PER_TARGET
Philippe Mathieu-Daudé
1
-2
/
+2
2024-04-25
hw, target: Add ResetType argument to hold and exit phase methods
Peter Maydell
1
-2
/
+2
2024-04-25
target/arm: Add FEAT_NMI to max
Jinjie Ruan
1
-0
/
+1
2024-04-25
target/arm: Handle NMI in arm_cpu_do_interrupt_aarch64()
Jinjie Ruan
1
-0
/
+3
2024-04-25
target/arm: Handle PSTATE.ALLINT on taking an exception
Jinjie Ruan
1
-0
/
+8
2024-04-25
target/arm: Handle IS/FS in ISR_EL1 for NMI, VINMI and VFNMI
Jinjie Ruan
2
-0
/
+15
2024-04-25
target/arm: Add support for NMI in arm_phys_excp_target_el()
Jinjie Ruan
1
-0
/
+1
2024-04-25
target/arm: Add support for Non-maskable Interrupt
Jinjie Ruan
5
-16
/
+193
2024-04-25
target/arm: Support MSR access to ALLINT
Jinjie Ruan
1
-0
/
+35
2024-04-25
target/arm: Implement ALLINT MSR (immediate)
Jinjie Ruan
4
-0
/
+33
2024-04-25
target/arm: Add support for FEAT_NMI, Non-maskable Interrupt
Jinjie Ruan
1
-0
/
+3
2024-04-25
target/arm: Add PSTATE.ALLINT
Jinjie Ruan
2
-2
/
+3
2024-04-25
target/arm: Handle HCR_EL2 accesses for bits introduced with FEAT_NMI
Jinjie Ruan
2
-1
/
+12
2024-04-23
KVM: remove kvm_arch_cpu_check_are_resettable
Paolo Bonzini
1
-5
/
+0
2024-04-09
target/arm: Use insn_start from DisasContextBase
Richard Henderson
3
-8
/
+8
2024-04-08
target/arm: Use correct SecuritySpace for AArch64 AT ops at EL3
Peter Maydell
1
-2
/
+5
2024-04-05
target/arm: Fix CNTPOFF_EL2 trap to missing EL3
Pierre-Clément Tosi
1
-1
/
+2
2024-04-02
accel/hvf: Un-inline hvf_arch_supports_guest_debug()
Philippe Mathieu-Daudé
1
-1
/
+1
2024-04-02
target/arm: take HSTR traps of cp15 accesses to EL2, not EL1
Peter Maydell
1
-1
/
+1
2024-03-12
Merge tag 'pull-error-2024-03-12' of https://repo.or.cz/qemu/armbru into staging
Peter Maydell
1
-12
/
+4
2024-03-12
target: Improve error reporting for CpuModelInfo member @props
Markus Armbruster
1
-1
/
+1
2024-03-12
target: Simplify type checks for CpuModelInfo member @props
Markus Armbruster
1
-12
/
+4
2024-03-12
target: Replace CPU_GET_CLASS(cpu -> obj) in cpu_reset_hold() handler
Philippe Mathieu-Daudé
1
-7
/
+7
2024-03-12
bulk: Access existing variables initialized to &S->F when available
Philippe Mathieu-Daudé
3
-6
/
+6
2024-03-08
target/arm: Move v7m-related code from cpu32.c into a separate file
Thomas Huth
4
-261
/
+296
2024-03-07
target/arm: Fix 32-bit SMOPA
Richard Henderson
1
-33
/
+46
2024-03-07
target/arm: Enable FEAT_ECV for 'max' CPU
Peter Maydell
1
-0
/
+1
2024-03-07
target/arm: Implement FEAT_ECV CNTPOFF_EL2 handling
Peter Maydell
4
-2
/
+73
2024-03-07
target/arm: Define CNTPCTSS_EL0 and CNTVCTSS_EL0
Peter Maydell
1
-0
/
+43
2024-03-07
target/arm: Implement new FEAT_ECV trap bits
Peter Maydell
2
-5
/
+51
2024-03-07
target/arm: Don't allow RES0 CNTHCTL_EL2 bits to be written
Peter Maydell
1
-0
/
+18
2024-03-07
target/arm: use FIELD macro for CNTHCTL bit definitions
Peter Maydell
2
-7
/
+29
2024-03-07
target/arm: Timer _EL02 registers UNDEF for E2H == 0
Peter Maydell
1
-1
/
+1
2024-03-07
target/arm: Move some register related defines to internals.h
Peter Maydell
2
-128
/
+128
2024-03-05
target/arm: Do memory type alignment check when translation enabled
Richard Henderson
1
-0
/
+39
2024-03-05
target/arm: Do memory type alignment check when translation disabled
Richard Henderson
1
-2
/
+32
2024-03-05
target/arm: Support 32-byte alignment in pow2_align
Richard Henderson
1
-7
/
+1
2024-02-29
target/arm: Enable TARGET_PAGE_BITS_VARY for AArch64 user-only
Richard Henderson
2
-23
/
+34
2024-02-28
hw/core/cpu: Remove gdb_get_dynamic_xml member
Akihiko Odaki
3
-25
/
+0
2024-02-28
gdbstub: Infer number of core registers from XML
Akihiko Odaki
2
-2
/
+0
2024-02-28
gdbstub: Change gdb_get_reg_cb and gdb_set_reg_cb
Akihiko Odaki
3
-29
/
+61
2024-02-28
gdbstub: Use GDBFeature for gdb_register_coprocessor
Akihiko Odaki
1
-16
/
+19
2024-02-28
target/arm: Use GDBFeature for dynamic XML
Akihiko Odaki
4
-137
/
+123
2024-02-27
arm/ptw: Handle atomic updates of page tables entries in MMIO during PTW.
Jonathan Cameron
1
-2
/
+62
2024-02-27
target/arm: Advertise Cortex-A53 erratum #843419 fix via REVIDR
Ard Biesheuvel
1
-1
/
+1
2024-02-15
target/arm: Allow access to SPSR_hyp from hyp mode
Peter Maydell
2
-19
/
+43
[next]