aboutsummaryrefslogtreecommitdiff
path: root/target/arm
AgeCommit message (Expand)AuthorFilesLines
2022-09-17Merge tag 'pull-semi-20220914' of https://gitlab.com/rth7680/qemu into stagingStefan Hajnoczi2-23/+5
2022-09-14target/arm: Report FEAT_PMUv3p5 for TCG '-cpu max'Peter Maydell2-2/+2
2022-09-14target/arm: Support 64-bit event counters for FEAT_PMUv3p5Peter Maydell3-9/+57
2022-09-14target/arm: Implement FEAT_PMUv3p5 cycle counter disable bitsPeter Maydell2-4/+37
2022-09-14target/arm: Rename pmu_8_n feature test functionsPeter Maydell2-17/+17
2022-09-14target/arm: Detect overflow when calculating next PMU interruptPeter Maydell1-8/+14
2022-09-14target/arm: Honour MDCR_EL2.HPMD in Secure EL2Peter Maydell1-10/+7
2022-09-14target/arm: Ignore PMCR.D when PMCR.LC is setPeter Maydell1-4/+13
2022-09-14target/arm: Don't mishandle count when enabling or disabling PMU countersPeter Maydell1-0/+45
2022-09-14target/arm: Correct value returned by pmu_counter_mask()Peter Maydell1-1/+1
2022-09-14target/arm: Don't corrupt high half of PMOVSR when cycle counter overflowsPeter Maydell1-1/+1
2022-09-14target/arm: Add missing space in commentPeter Maydell1-1/+1
2022-09-14target/arm: Advertise FEAT_ETS for '-cpu max'Peter Maydell2-0/+5
2022-09-14target/arm: Implement ID_DFR1Peter Maydell3-2/+5
2022-09-14target/arm: Implement ID_MMFR5Peter Maydell3-2/+5
2022-09-14target/arm: Sort KVM reads of AArch32 ID registers into encoding orderPeter Maydell1-2/+2
2022-09-14target/arm: Make cpregs 0, c0, c{3-15}, {0-7} correctly RAZ in v8Peter Maydell1-5/+60
2022-09-14target/arm: Add cortex-a35Hao Wu1-0/+80
2022-09-13target/arm: Honour -semihosting-config userspace=onPeter Maydell2-23/+5
2022-09-13semihosting: Allow optional use of semihosting from userspacePeter Maydell2-4/+4
2022-09-06accel/tcg: Add pc and host_pc params to gen_intermediate_codeRichard Henderson1-2/+3
2022-08-12target/arm: Don't report Statistical Profiling Extension in ID registersPeter Maydell1-0/+11
2022-08-05target/arm: display deprecation status in '-cpu help'Daniel P. Berrangé1-1/+6
2022-08-01Merge tag 'pull-target-arm-20220801' of https://git.linaro.org/people/pmaydel...Richard Henderson1-23/+22
2022-08-01target/arm: Move sve probe inside kvm >= 4.15 branchRichard Henderson1-11/+11
2022-08-01target/arm: Set KVM_ARM_VCPU_SVE while probing the hostRichard Henderson1-14/+13
2022-08-01target/arm: Use kvm_arm_sve_supported in kvm_arm_get_host_cpu_featuresRichard Henderson1-1/+1
2022-08-01trivial: Fix duplicated wordsThomas Huth1-1/+1
2022-08-01misc: fix commonly doubled up wordsDaniel P. Berrangé1-1/+1
2022-07-29kvm: don't use perror() without useful errnoCornelia Huck1-1/+1
2022-07-26target/arm: Add MO_128 entry to pred_esz_masks[]Peter Maydell2-3/+4
2022-07-18target/arm: Don't set syndrome ISS for loads and stores with writebackPeter Maydell1-1/+3
2022-07-18target/arm: Honour VTCR_EL2 bits in Secure EL2Peter Maydell2-3/+38
2022-07-18target/arm: Store TCR_EL* registers as uint64_tPeter Maydell6-68/+27
2022-07-18target/arm: Store VTCR_EL2, VSTCR_EL2 registers as uint64_tPeter Maydell4-14/+12
2022-07-18target/arm: Fix big-endian host handling of VTCRPeter Maydell1-1/+1
2022-07-18target/arm: Fold regime_tcr() and regime_tcr_value() togetherPeter Maydell4-18/+12
2022-07-18target/arm: Calculate mask/base_mask in get_level1_table_address()Peter Maydell1-5/+9
2022-07-18target/arm: Define and use new regime_tcr_value() functionPeter Maydell4-8/+14
2022-07-18linux-user/aarch64: Do not clear PROT_MTE on mprotectRichard Henderson1-2/+5
2022-07-18target/arm: Fix aarch64_sve_change_el for SMERichard Henderson1-6/+25
2022-07-18target/arm: Fill in VL for tbflags when SME enabled and SVE disabledRichard Henderson1-2/+8
2022-07-11target/arm: Enable SME for user-onlyRichard Henderson1-0/+11
2022-07-11target/arm: Only set ZEN in reset if SVE presentRichard Henderson1-4/+3
2022-07-11target/arm: Enable SME for -cpu maxRichard Henderson1-0/+11
2022-07-11target/arm: Reset streaming sve state on exception boundariesRichard Henderson1-2/+13
2022-07-11target/arm: Implement SCLAMP, UCLAMPRichard Henderson4-0/+149
2022-07-11target/arm: Implement REVDRichard Henderson4-0/+21
2022-07-11target/arm: Implement PSELRichard Henderson2-0/+77
2022-07-11target/arm: Implement SME integer outer productRichard Henderson4-0/+118