index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
Age
Commit message (
Expand
)
Author
Files
Lines
2017-10-12
target/arm: Implement SG instruction corner cases
Peter Maydell
1
-1
/
+22
2017-10-12
target/arm: Support some Thumb insns being always unconditional
Peter Maydell
1
-1
/
+47
2017-10-12
target-arm: Simplify insn_crosses_page()
Peter Maydell
1
-21
/
+6
2017-10-12
target/arm: Pull Thumb insn word loads up to top level
Peter Maydell
1
-70
/
+108
2017-10-12
target-arm: Don't check for "Thumb2 or M profile" for not-Thumb1
Peter Maydell
1
-2
/
+1
2017-10-12
target/arm: Implement secure function return
Peter Maydell
3
-10
/
+126
2017-10-12
target/arm: Implement BLXNS
Peter Maydell
4
-2
/
+76
2017-10-12
target/arm: Implement SG instruction
Peter Maydell
1
-5
/
+127
2017-10-12
target/arm: Add M profile secure MMU index values to get_a32_user_mem_index()
Peter Maydell
1
-0
/
+4
2017-10-10
tcg: remove addr argument from lookup_tb_ptr
Emilio G. Cota
2
-6
/
+3
2017-10-09
qom/cpu: move cpu_model null check to cpu_class_by_name()
Philippe Mathieu-Daudé
1
-4
/
+0
2017-10-06
target/arm: Factor out "get mmuidx for specified security state"
Peter Maydell
1
-11
/
+21
2017-10-06
target/arm: Fix calculation of secure mm_idx values
Peter Maydell
1
-5
/
+7
2017-10-06
target/arm: Implement security attribute lookups for memory accesses
Peter Maydell
2
-2
/
+195
2017-10-06
nvic: Implement Security Attribution Unit registers
Peter Maydell
3
-0
/
+51
2017-10-06
target/arm: Add v8M support to exception entry code
Peter Maydell
1
-20
/
+145
2017-10-06
target/arm: Add support for restoring v8M additional state context
Peter Maydell
1
-0
/
+30
2017-10-06
target/arm: Update excret sanity checks for v8M
Peter Maydell
1
-15
/
+58
2017-10-06
target/arm: Add new-in-v8M SFSR and SFAR
Peter Maydell
2
-0
/
+14
2017-10-06
target/arm: Don't warn about exception return with PC low bit set for v8M
Peter Maydell
1
-7
/
+15
2017-10-06
target/arm: Warn about restoring to unaligned stack
Peter Maydell
1
-0
/
+7
2017-10-06
target/arm: Check for xPSR mismatch usage faults earlier for v8M
Peter Maydell
1
-3
/
+27
2017-10-06
target/arm: Restore SPSEL to correct CONTROL register on exception return
Peter Maydell
1
-13
/
+27
2017-10-06
target/arm: Restore security state on exception return
Peter Maydell
1
-0
/
+2
2017-10-06
target/arm: Prepare for CONTROL.SPSEL being nonzero in Handler mode
Peter Maydell
2
-23
/
+50
2017-10-06
target/arm: Don't switch to target stack early in v7M exception return
Peter Maydell
1
-32
/
+98
2017-10-06
arm: Fix SMC reporting to EL2 when QEMU provides PSCI
Jan Kiszka
2
-11
/
+25
2017-09-27
migration: pre_save return int
Dr. David Alan Gilbert
1
-1
/
+3
2017-09-23
Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into staging
Peter Maydell
1
-8
/
+8
2017-09-22
memory: Get rid of address_space_init_shareable
Alexey Kardashevskiy
1
-8
/
+8
2017-09-21
target/arm: Remove out of date ARM ARM section references in A64 decoder
Peter Maydell
1
-113
/
+114
2017-09-21
nvic: Support banked exceptions in acknowledge and complete
Peter Maydell
2
-5
/
+18
2017-09-21
target/arm: Handle banking in negative-execution-priority check in cpu_mmu_in...
Peter Maydell
1
-5
/
+16
2017-09-21
nvic: Make set_pending and clear_pending take a secure parameter
Peter Maydell
2
-11
/
+27
2017-09-21
nvic: Implement AIRCR changes for v8M
Peter Maydell
2
-0
/
+19
2017-09-21
target/arm: Implement MSR/MRS access to NS banked registers
Peter Maydell
1
-0
/
+110
2017-09-19
arm: drop intermediate cpu_model -> cpu type parsing and use cpu type directly
Igor Mammedov
2
-1
/
+4
2017-09-14
target/arm: Avoid an extra temporary for store_exclusive
Richard Henderson
1
-17
/
+9
2017-09-14
AArch64: Fix single stepping of ERET instruction
Jaroslaw Pelczar
1
-0
/
+1
2017-09-14
target/arm: Rename 'type' to 'excret' in do_v7m_exception_exit()
Peter Maydell
1
-11
/
+12
2017-09-14
target/arm: Add and use defines for EXCRET constants
Peter Maydell
2
-5
/
+19
2017-09-14
target/arm: Remove unnecessary '| 0xf0000000' from do_v7m_exception_exit()
Peter Maydell
1
-2
/
+2
2017-09-14
target/arm: Get PRECISERR and IBUSERR the right way round
Peter Maydell
1
-4
/
+4
2017-09-14
target/arm: Clear exclusive monitor on v7M reset, exception entry/exit
Peter Maydell
4
-1
/
+19
2017-09-14
target/arm: Use M_REG_NUM_BANKS rather than hardcoding 2
Peter Maydell
1
-16
/
+19
2017-09-14
hmp: fix "dump-quest-memory" segfault (arm)
Laurent Vivier
1
-2
/
+9
2017-09-07
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20170907'...
Peter Maydell
9
-118
/
+627
2017-09-07
target/arm: Add Jazelle feature
Portia Stephens
3
-1
/
+5
2017-09-07
target/arm: Implement new do_transaction_failed hook
Peter Maydell
3
-0
/
+54
2017-09-07
target/arm: Implement BXNS, and banked stack pointers
Peter Maydell
6
-1
/
+138
[next]