aboutsummaryrefslogtreecommitdiff
path: root/target/arm
AgeCommit message (Expand)AuthorFilesLines
2024-05-10kconfig: express dependency of individual boards on libfdtPaolo Bonzini1-0/+2
2024-05-06Merge tag 'accel-20240506' of https://github.com/philmd/qemu into stagingRichard Henderson6-1/+6
2024-05-06accel/tcg: Access tcg_cflags with getter / setterPhilippe Mathieu-Daudé1-1/+1
2024-05-06exec/cpu: Extract page-protection definitions to page-protection.hPhilippe Mathieu-Daudé5-0/+5
2024-05-03Kconfig: kvm: allow building without any boardPaolo Bonzini1-0/+2
2024-04-30target/arm: Default to 1GHz cntfrq for 'max' and new CPUsPeter Maydell6-8/+62
2024-04-30target/arm: Refactor default generic timer frequency handlingPeter Maydell3-25/+29
2024-04-30target/arm: Enable FEAT_Spec_FPACC for -cpu maxPeter Maydell1-0/+4
2024-04-30target/arm: Implement ID_AA64MMFR3_EL1Peter Maydell4-2/+25
2024-04-30target/arm: Enable FEAT_ETS2 for -cpu maxPeter Maydell2-2/+2
2024-04-30target/arm: Enable FEAT_CSV2_3 for -cpu maxPeter Maydell1-2/+2
2024-04-30target/arm: Restrict translation disabled alignment check to VMSARichard Henderson1-2/+10
2024-04-30hvf: arm: Remove PL1_WRITE_MASKZenghui Yu1-1/+0
2024-04-26exec: Declare CPUBreakpoint/CPUWatchpoint type in 'breakpoint.h' headerPhilippe Mathieu-Daudé1-0/+1
2024-04-26accel/hvf: Use accel-specific per-vcpu @dirty fieldPhilippe Mathieu-Daudé1-2/+2
2024-04-26target: Define TCG_GUEST_DEFAULT_MO in 'cpu-param.h'Philippe Mathieu-Daudé2-5/+4
2024-04-26exec: Rename NEED_CPU_H -> COMPILING_PER_TARGETPhilippe Mathieu-Daudé1-2/+2
2024-04-25hw, target: Add ResetType argument to hold and exit phase methodsPeter Maydell1-2/+2
2024-04-25target/arm: Add FEAT_NMI to maxJinjie Ruan1-0/+1
2024-04-25target/arm: Handle NMI in arm_cpu_do_interrupt_aarch64()Jinjie Ruan1-0/+3
2024-04-25target/arm: Handle PSTATE.ALLINT on taking an exceptionJinjie Ruan1-0/+8
2024-04-25target/arm: Handle IS/FS in ISR_EL1 for NMI, VINMI and VFNMIJinjie Ruan2-0/+15
2024-04-25target/arm: Add support for NMI in arm_phys_excp_target_el()Jinjie Ruan1-0/+1
2024-04-25target/arm: Add support for Non-maskable InterruptJinjie Ruan5-16/+193
2024-04-25target/arm: Support MSR access to ALLINTJinjie Ruan1-0/+35
2024-04-25target/arm: Implement ALLINT MSR (immediate)Jinjie Ruan4-0/+33
2024-04-25target/arm: Add support for FEAT_NMI, Non-maskable InterruptJinjie Ruan1-0/+3
2024-04-25target/arm: Add PSTATE.ALLINTJinjie Ruan2-2/+3
2024-04-25target/arm: Handle HCR_EL2 accesses for bits introduced with FEAT_NMIJinjie Ruan2-1/+12
2024-04-23KVM: remove kvm_arch_cpu_check_are_resettablePaolo Bonzini1-5/+0
2024-04-09target/arm: Use insn_start from DisasContextBaseRichard Henderson3-8/+8
2024-04-08target/arm: Use correct SecuritySpace for AArch64 AT ops at EL3Peter Maydell1-2/+5
2024-04-05target/arm: Fix CNTPOFF_EL2 trap to missing EL3Pierre-Clément Tosi1-1/+2
2024-04-02accel/hvf: Un-inline hvf_arch_supports_guest_debug()Philippe Mathieu-Daudé1-1/+1
2024-04-02target/arm: take HSTR traps of cp15 accesses to EL2, not EL1Peter Maydell1-1/+1
2024-03-12Merge tag 'pull-error-2024-03-12' of https://repo.or.cz/qemu/armbru into stagingPeter Maydell1-12/+4
2024-03-12target: Improve error reporting for CpuModelInfo member @propsMarkus Armbruster1-1/+1
2024-03-12target: Simplify type checks for CpuModelInfo member @propsMarkus Armbruster1-12/+4
2024-03-12target: Replace CPU_GET_CLASS(cpu -> obj) in cpu_reset_hold() handlerPhilippe Mathieu-Daudé1-7/+7
2024-03-12bulk: Access existing variables initialized to &S->F when availablePhilippe Mathieu-Daudé3-6/+6
2024-03-08target/arm: Move v7m-related code from cpu32.c into a separate fileThomas Huth4-261/+296
2024-03-07target/arm: Fix 32-bit SMOPARichard Henderson1-33/+46
2024-03-07target/arm: Enable FEAT_ECV for 'max' CPUPeter Maydell1-0/+1
2024-03-07target/arm: Implement FEAT_ECV CNTPOFF_EL2 handlingPeter Maydell4-2/+73
2024-03-07target/arm: Define CNTPCTSS_EL0 and CNTVCTSS_EL0Peter Maydell1-0/+43
2024-03-07target/arm: Implement new FEAT_ECV trap bitsPeter Maydell2-5/+51
2024-03-07target/arm: Don't allow RES0 CNTHCTL_EL2 bits to be writtenPeter Maydell1-0/+18
2024-03-07target/arm: use FIELD macro for CNTHCTL bit definitionsPeter Maydell2-7/+29
2024-03-07target/arm: Timer _EL02 registers UNDEF for E2H == 0Peter Maydell1-1/+1
2024-03-07target/arm: Move some register related defines to internals.hPeter Maydell2-128/+128
generated by cgit v1.1 at 2024-11-02 15:23:40 +0000