index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
Age
Commit message (
Expand
)
Author
Files
Lines
2017-05-11
virt-arm: add node-id property to CPU
Igor Mammedov
1
-0
/
+1
2017-05-11
hw/arm/virt: extract mp-affinity calculation in separate function
Igor Mammedov
2
-3
/
+11
2017-04-20
arm: Remove workarounds for old M-profile exception return implementation
Peter Maydell
2
-49
/
+2
2017-04-20
arm: Implement M profile exception return properly
Peter Maydell
2
-6
/
+64
2017-04-20
arm: Track M profile handler mode state in TB flags
Peter Maydell
3
-0
/
+11
2017-04-20
arm: Abstract out "are we singlestepping" test to utility function
Peter Maydell
1
-5
/
+15
2017-04-20
arm: Move condition-failed codepath generation out of if()
Peter Maydell
1
-13
/
+11
2017-04-20
arm: Move gen_set_condexec() and gen_set_pc_im() up in the file
Peter Maydell
1
-16
/
+15
2017-04-20
arm: Factor out "generate right kind of step exception"
Peter Maydell
1
-12
/
+16
2017-04-20
arm: Thumb shift operations should not permit interworking branches
Peter Maydell
1
-1
/
+1
2017-04-20
arm: Don't implement BXJ on M-profile CPUs
Peter Maydell
1
-1
/
+6
2017-04-20
arm/kvm: Remove trailing newlines from error_report()
Ishani Chugh
1
-2
/
+2
2017-04-20
target/arm: Add assertion about FSC format for syndrome registers
Peter Maydell
1
-5
/
+18
2017-04-20
arm: Move excnames[] array into arm_log_exceptions()
Peter Maydell
3
-24
/
+20
2017-04-20
target/arm: Add missing entries to excnames[] for log strings
Peter Maydell
2
-0
/
+3
2017-03-20
arm: Fix APSR writes via M profile MSR
Peter Maydell
2
-5
/
+24
2017-03-20
arm: Enforce should-be-1 bits in MRS decoding
Peter Maydell
1
-0
/
+14
2017-03-20
arm: Don't decode MRS(banked) or MSR(banked) for M profile
Peter Maydell
1
-2
/
+4
2017-03-20
arm: HVC and SMC encodings don't exist for M profile
Peter Maydell
1
-0
/
+3
2017-03-14
target/arm/arm-powerctl: Fix psci info return values
Andrew Jones
1
-2
/
+2
2017-03-14
target/arm: implement armv8 PMUSERENR (user-mode enable bits)
Andrew Baumann
1
-8
/
+71
2017-03-09
target/arm/helper: make it clear the EC field is also in hex
Alex Bennée
1
-1
/
+1
2017-03-03
KVM: do not use sigtimedwait to catch SIGBUS
Paolo Bonzini
1
-5
/
+0
2017-03-03
KVM: remove kvm_arch_on_sigbus
Paolo Bonzini
1
-5
/
+0
2017-02-28
target-arm: Add GICv3CPUState in CPUARMState struct
Vijaya Kumar K
1
-0
/
+2
2017-02-28
armv7m: Raise correct kind of UsageFault for attempts to execute ARM code
Peter Maydell
3
-2
/
+11
2017-02-28
armv7m: Check exception return consistency
Peter Maydell
2
-12
/
+112
2017-02-28
armv7m: Extract "exception taken" code into functions
Peter Maydell
1
-50
/
+68
2017-02-28
armv7m: Simpler and faster exception start
Michael Davidsaver
1
-6
/
+9
2017-02-28
armv7m: Remove unused armv7m_nvic_acknowledge_irq() return value
Peter Maydell
2
-2
/
+2
2017-02-28
armv7m: Escalate exceptions to HardFault if necessary
Michael Davidsaver
1
-2
/
+0
2017-02-28
armv7m: Fix condition check for taking exceptions
Peter Maydell
2
-8
/
+16
2017-02-28
Add missing fp_access_check() to aarch64 crypto instructions
Nick Reilly
1
-0
/
+12
2017-02-24
tcg: enable MTTCG by default for ARM on x86 hosts
Alex Bennée
1
-0
/
+3
2017-02-24
target-arm: ensure all cross vCPUs TLB flushes complete
Alex Bennée
1
-96
/
+69
2017-02-24
target-arm: don't generate WFE/YIELD calls for MTTCG
Alex Bennée
3
-6
/
+29
2017-02-24
target-arm/powerctl: defer cpu reset work to CPU context
Alex Bennée
7
-74
/
+201
2017-02-24
cputlb and arm/sparc targets: convert mmuidx flushes from varg to bitmap
Alex Bennée
1
-44
/
+72
2017-02-24
tcg: drop global lock during TCG code execution
Jan Kiszka
2
-4
/
+45
2017-02-10
target-arm: Enable vPMU support under TCG mode
Wei Huang
2
-7
/
+2
2017-02-10
target-arm: Add support for PMU register PMINTENSET_EL1
Wei Huang
2
-2
/
+10
2017-02-10
target-arm: Add support for AArch64 PMU register PMXEVTYPER_EL0
Wei Huang
2
-6
/
+25
2017-02-10
target-arm: Add support for PMU register PMSELR_EL0
Wei Huang
2
-6
/
+22
2017-02-07
target/arm: A32, T32: Create Instruction Syndromes for Data Aborts
Peter Maydell
3
-63
/
+149
2017-02-07
target/arm: Abstract out pbit/wbit tests in ARM ldr/str decode
Peter Maydell
1
-3
/
+6
2017-02-07
arm: Correctly handle watchpoints for BE32 CPUs
Julian Brown
3
-0
/
+30
2017-02-07
Fix Thumb-1 BE32 execution and disassembly.
Julian Brown
2
-1
/
+32
2017-02-07
target/arm: Add cfgend parameter for ARM CPU selection.
Julian Brown
2
-0
/
+20
2017-02-01
arm: add trailing ; after MISMATCH_CHECK
Michael S. Tsirkin
1
-49
/
+49
2017-02-01
arm: better stub version for MISMATCH_CHECK
Michael S. Tsirkin
1
-1
/
+3
[next]