index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
cpu64.c
Age
Commit message (
Expand
)
Author
Files
Lines
2021-06-24
target/arm: Implement MTE3
Peter Collingbourne
1
-1
/
+1
2021-06-03
target/arm: Enable BFloat16 extensions
Richard Henderson
1
-0
/
+3
2021-05-25
target/arm: Enable SVE2 and related extensions
Richard Henderson
1
-0
/
+13
2021-05-25
target/arm: set ID_AA64ISAR0.TLB to 2 for max AARCH64 CPU type
Rebecca Cran
1
-0
/
+1
2021-04-06
Revert "target/arm: Make number of counters in PMCR follow the CPU"
Peter Maydell
1
-3
/
+0
2021-03-30
target/arm: Make number of counters in PMCR follow the CPU
Peter Maydell
1
-0
/
+3
2021-03-05
target/arm: Enable FEAT_SSBS for "max" AARCH64 CPU
Rebecca Cran
1
-0
/
+5
2021-02-11
target/arm: Set ID_AA64PFR0.DIT and ID_PFR0.DIT to 1 for "max" AA64 CPU
Rebecca Cran
1
-0
/
+5
2021-02-05
cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClass
Claudio Fontana
1
-4
/
+3
2021-02-05
cpu: Move cpu_exec_* to tcg_ops
Eduardo Habkost
1
-1
/
+4
2021-01-19
target/arm: enable Secure EL2 in max CPU
Rémi Denis-Courmont
1
-0
/
+1
2021-01-19
target/arm: Use object_property_add_bool for "sve" property
Richard Henderson
1
-14
/
+10
2021-01-19
target/arm: Add cpu properties to control pauth
Richard Henderson
1
-4
/
+36
2021-01-12
target/arm: enable Small Translation tables in max CPU
Rémi Denis-Courmont
1
-0
/
+1
2020-12-15
arm/cpu64: Register "aarch64" as class property
Eduardo Habkost
1
-10
/
+6
2020-10-08
target/arm: Make '-cpu max' have a 48-bit PA
Peter Maydell
1
-0
/
+4
2020-10-01
target/arm: Move id_pfr0, id_pfr1 into ARMISARegisters
Peter Maydell
1
-6
/
+6
2020-09-01
target/arm: Enable FP16 in '-cpu max'
Peter Maydell
1
-6
/
+4
2020-07-20
hw/arm/virt: Enable MTE via a machine property
Richard Henderson
1
-2
/
+3
2020-07-10
error: Eliminate error_propagate() with Coccinelle, part 1
Markus Armbruster
1
-9
/
+3
2020-07-10
qapi: Use returned bool to check for failure, Coccinelle part
Markus Armbruster
1
-6
/
+3
2020-06-26
target/arm: Enable MTE
Richard Henderson
1
-0
/
+5
2020-06-23
target/arm: Check supported KVM features globally (not per vCPU)
Philippe Mathieu-Daudé
1
-5
/
+5
2020-06-16
target/arm/cpu: adjust virtual time for all KVM arm cpus
fangying
1
-1
/
+0
2020-05-15
qom: Drop parameter @errp of object_property_add() & friends
Markus Armbruster
1
-4
/
+4
2020-05-15
qom: Drop object_property_set_description() parameter @errp
Markus Armbruster
1
-2
/
+1
2020-05-11
target/arm/cpu: Use ARRAY_SIZE() to iterate over ARMCPUInfo[]
Philippe Mathieu-Daudé
1
-5
/
+3
2020-05-11
target/arm: Make set_feature() available for other files
Thomas Huth
1
-10
/
+0
2020-05-04
target/arm: Use correct variable for setting 'max' cpu's ID_AA64DFR0
Peter Maydell
1
-3
/
+3
2020-05-04
target/arm: Implement ARMv8.2-TTS2UXN
Peter Maydell
1
-0
/
+2
2020-04-30
target/arm: Make cpu_register() available for other files
Thomas Huth
1
-7
/
+1
2020-04-22
target/arm: Fix ID_MMFR4 value on AArch64 'max' CPU
Peter Maydell
1
-1
/
+1
2020-03-05
target/arm: Implement (trivially) ARMv8.2-TTCNP
Peter Maydell
1
-0
/
+2
2020-02-28
target/arm: Implement v8.4-RCPC
Peter Maydell
1
-1
/
+1
2020-02-28
target/arm: Implement v8.3-RCPC
Peter Maydell
1
-0
/
+1
2020-02-28
target/arm: Remove ARM_FEATURE_VFP*
Richard Henderson
1
-3
/
+0
2020-02-28
target/arm: Set ID_MMFR4.HPDS for aarch64_max_initfn
Richard Henderson
1
-0
/
+1
2020-02-21
target/arm: Correctly implement ACTLR2, HACTLR2
Peter Maydell
1
-0
/
+4
2020-02-21
target/arm: Test correct register in aa32_pan and aa32_ats1e1 checks
Peter Maydell
1
-14
/
+14
2020-02-21
target/arm: Provide ARMv8.4-PMU in '-cpu max'
Peter Maydell
1
-0
/
+8
2020-02-21
target/arm: Move DBGDIDR into ARMISARegisters
Peter Maydell
1
-3
/
+3
2020-02-21
target/arm: Add _aa64_ and _any_ versions of pmu_8_1 isar checks
Peter Maydell
1
-3
/
+3
2020-02-21
target/arm: Define an aa32_pmu_8_1 isar feature test function
Peter Maydell
1
-3
/
+3
2020-02-13
target/arm: Implement ARMv8.1-VMID16 extension
Peter Maydell
1
-0
/
+1
2020-02-13
target/arm: Enable ARMv8.2-UAO in -cpu max
Richard Henderson
1
-0
/
+4
2020-02-13
target/arm: Enable ARMv8.2-ATS1E1 in -cpu max
Richard Henderson
1
-0
/
+5
2020-02-07
target/arm: Enable ARMv8.1-VHE in -cpu max
Richard Henderson
1
-0
/
+1
2020-01-30
target/arm/cpu: Add the kvm-no-adjvtime CPU property
Andrew Jones
1
-0
/
+1
2019-12-16
target/arm: Add support for DC CVAP & DC CVADP ins
Beata Michalska
1
-0
/
+1
2019-11-19
target/arm: Merge arm_cpu_vq_map_next_smaller into sole caller
Richard Henderson
1
-15
/
+0
[next]