aboutsummaryrefslogtreecommitdiff
path: root/target-tricore/translate.c
AgeCommit message (Expand)AuthorFilesLines
2016-06-20exec: [tcg] Track which vCPU is performing translation and executionLluís Vilanova1-0/+1
2016-06-05target-*: dfilter support for in_asmRichard Henderson1-1/+2
2016-05-19cpu: move exec-all.h inclusion out of cpu.hPaolo Bonzini1-0/+1
2016-05-18Fix some typos found by codespellStefan Weil1-1/+1
2016-05-12tcg: Allow goto_tb to any target PC in user modeSergey Fedorov1-5/+15
2016-03-23target-tricore: Add ftoi and itof instructionsBastian Koppelmann1-0/+6
2016-03-23target-tricore: Add cmp.f instructionBastian Koppelmann1-0/+3
2016-03-23target-tricore: Add div.f instructionBastian Koppelmann1-0/+3
2016-03-23target-tricore: Add mul.f instructionBastian Koppelmann1-0/+3
2016-03-23target-tricore: add add.f/sub.f instructionsBastian Koppelmann1-0/+6
2016-03-23target-tricore: Move general CHECK_REG_PAIR of decode_rrr_divideBastian Koppelmann1-2/+8
2016-03-23target-tricore: Add FPU infrastructureBastian Koppelmann1-0/+1
2016-03-23target-tricore: add missing break in insn decode switch stmtBastian Koppelmann1-0/+2
2016-03-01tcg: Add type for vCPU pointersLluís Vilanova1-1/+1
2016-02-25target-tricore: add opd trap generationBastian Koppelmann1-8/+277
2016-02-25target-tricore: add illegal opcode trap generationBastian Koppelmann1-19/+156
2016-02-25target-tricore: Add trap handling & SOVF/OVF trapsBastian Koppelmann1-2/+21
2016-02-09tcg: Change tcg_global_mem_new_* to take a TCGv_ptrRichard Henderson1-11/+11
2016-02-03log: do not unnecessarily include qom/cpu.hPaolo Bonzini1-0/+1
2016-01-29tricore: Clean up includesPeter Maydell1-0/+1
2015-10-07tcg: Remove gen_intermediate_code_pcRichard Henderson1-26/+5
2015-10-07tcg: Pass data argument to restore_state_to_opcRichard Henderson1-2/+3
2015-10-07tcg: Add TCG_MAX_INSNSRichard Henderson1-7/+13
2015-10-07target-*: Increment num_insns immediately after tcg_gen_insn_startRichard Henderson1-2/+1
2015-10-07target-*: Unconditionally emit tcg_gen_insn_startRichard Henderson1-0/+2
2015-09-11tlb: Add "ifetch" argument to cpu_mmu_index()Benjamin Herrenschmidt1-1/+1
2015-08-24tcg: Remove tcg_gen_trunc_i64_i32Richard Henderson1-10/+10
2015-08-24tcg: Split trunc_shr_i32 opcode into extr[lh]_i64_i32Richard Henderson1-6/+6
2015-06-22disas: Remove uses of CPU envPeter Crosthwaite1-1/+1
2015-05-30target-tricore: fix BOL_ST_H_LONGOFF using ldBastian Koppelmann1-1/+1
2015-05-30target-tricore: fix msub32_q producing the wrong overflow bitBastian Koppelmann1-11/+0
2015-05-30target-tricore: fix OPC2_32_RR_DVINIT_HU having write before use on the resultBastian Koppelmann1-1/+1
2015-05-22target-tricore: add RR_DIV and RR_DIV_U instructions of the v1.6 ISABastian Koppelmann1-0/+21
2015-05-22target-tricore: add FRET instructions of the v1.6 ISABastian Koppelmann1-0/+19
2015-05-22target-tricore: add FCALL instructions of the v1.6 ISABastian Koppelmann1-0/+26
2015-05-22target-tricore: add SYS_RESTORE instruction of the v1.6 ISABastian Koppelmann1-0/+10
2015-05-22target-tricore: add RR_CRC32 instruction of the v1.6.1 ISABastian Koppelmann1-0/+5
2015-05-22target-tricore: add SWAPMSK instructions of the v1.6.1 ISABastian Koppelmann1-0/+39
2015-05-22target-tricore: add CMPSWP instructions of the v1.6.1 ISABastian Koppelmann1-0/+35
2015-05-22target-tricore: Add SRC_MOV_E instruction of the v1.6 ISABastian Koppelmann1-2/+9
2015-05-11target-tricore: fix SLR_LD_W and SLR_LD_W_POSTINC insn being a 2 byte memory ...Bastian Koppelmann1-2/+2
2015-05-11target-tricore: Fix LOOP using wrong register for compareBastian Koppelmann1-1/+1
2015-03-30target-tricore: fix CACHEA/I_POSTINC/PREINC using data register..Bastian Koppelmann1-4/+4
2015-03-24target-tricore: fix RRPW_DEXTR using wrong regBastian Koppelmann1-2/+2
2015-03-24target-tricore: fix DVINIT_HU/BU calculating overflow before resultBastian Koppelmann1-12/+18
2015-03-19Fix typos in commentsViswesh1-11/+11
2015-03-16target-tricore: Add instructions of SYS opcode formatBastian Koppelmann1-0/+76
2015-03-16target-tricore: Add instructions of RRRW opcode formatBastian Koppelmann1-0/+63
2015-03-16target-tricore: Add instructions of RRRR opcode formatBastian Koppelmann1-0/+56
2015-03-16target-tricore: Add instructions of RRR1 opcode format, which have 0xe3 as fi...Bastian Koppelmann1-0/+327
generated by cgit v1.1 at 2024-12-28 21:01:32 +0000