aboutsummaryrefslogtreecommitdiff
path: root/target-sh4/translate.c
AgeCommit message (Expand)AuthorFilesLines
2013-03-12target-sh4: Introduce SuperHCPU subclassesAndreas Färber1-84/+0
2013-03-03gen-icount.h: Rename gen_icount_start/end to gen_tb_start/endPeter Maydell1-2/+2
2013-02-23target-sh4: Use mul*2 for dmul*Richard Henderson1-28/+2
2013-02-16target-sh4: Move TCG initialization to SuperHCPU initfnAndreas Färber1-2/+1
2013-02-16target-sh4: Introduce QOM realizefn for SuperHCPUAndreas Färber1-2/+3
2012-12-19exec: move include files to include/exec/Paolo Bonzini1-1/+1
2012-12-19build: kill libdis, move disassemblers to disas/Paolo Bonzini1-1/+1
2012-12-08TCG: Use gen_opc_instr_start from context instead of global variable.Evgeny Voevodin1-3/+3
2012-12-08TCG: Use gen_opc_icount from context instead of global variable.Evgeny Voevodin1-1/+1
2012-12-08TCG: Use gen_opc_pc from context instead of global variable.Evgeny Voevodin1-2/+2
2012-11-17TCG: Use gen_opc_buf from context instead of global variable.Evgeny Voevodin1-3/+3
2012-11-17TCG: Use gen_opc_ptr from context instead of global variable.Evgeny Voevodin1-4/+4
2012-11-10disas: avoid using cpu_single_envBlue Swirl1-1/+1
2012-09-27Emit debug_insn for CPU_LOG_TB_OP_OPT as well.Richard Henderson1-1/+1
2012-09-21target-sh4: remove useless codeAurelien Jarno1-4/+0
2012-09-21target-sh4: cleanup DisasContextAurelien Jarno1-30/+26
2012-09-21target-sh4: rework exceptions handlingAurelien Jarno1-6/+12
2012-09-21target-sh4: remove gen_clr_t() and gen_set_t()Aurelien Jarno1-13/+3
2012-09-21target-sh4: optimize swap.wAurelien Jarno1-11/+1
2012-09-21target-sh4: optimize xtrctAurelien Jarno1-1/+0
2012-09-21target-sh4: implement addv and subv using TCGAurelien Jarno1-2/+34
2012-09-21target-sh4: implement addc and subc using TCGAurelien Jarno1-2/+36
2012-09-15target-sh4: switch to AREG0 free modeBlue Swirl1-51/+63
2012-06-04Kill off cpu_state_reset()Andreas Färber1-5/+0
2012-06-04target-sh4: Let cpu_sh4_init() return SuperHCPUAndreas Färber1-2/+2
2012-04-30target-sh4: Start QOM'ifying CPU initAndreas Färber1-2/+0
2012-04-30target-sh4: QOM'ify CPU resetAndreas Färber1-20/+2
2012-04-30target-sh4: QOM'ify CPUAndreas Färber1-1/+3
2012-03-14target-sh4: Don't overuse CPUStateAndreas Färber1-23/+23
2012-03-14Rename cpu_reset() to cpu_state_reset()Andreas Färber1-2/+2
2012-02-28target-sh4: Clean includesStefan Weil1-6/+0
2012-01-10target-sh4: ignore ocbp and ocbwb instructionsAurelien Jarno1-11/+3
2012-01-07target-sh4: Fix operands for fipr, ftrv instructionsStefan Weil1-3/+3
2011-08-20Use glib memory allocation and free functionsAnthony Liguori1-1/+1
2011-06-26Remove exec-all.h include directivesBlue Swirl1-1/+0
2011-04-20Remove unused function parameters from gen_pc_load and rename the functionStefan Weil1-2/+1
2011-04-10Fix conversions from pointer to tcg_target_longStefan Weil1-1/+1
2011-02-04target-sh4: fix negcAurelien Jarno1-2/+2
2011-01-16target-sh4: implement negc using TCGAurelien Jarno1-1/+15
2011-01-16target-sh4: use rotl/rotr when possibleAurelien Jarno1-5/+3
2011-01-14target-sh4: use setcond when possibleAurelien Jarno1-29/+27
2011-01-14target-sh4: log instructions start in TCG codeAurelien Jarno1-0/+4
2011-01-14target-sh4: simplify comparisons after a 'and' opAurelien Jarno1-3/+3
2011-01-14target-sh4: fix reset on r2dAurelien Jarno1-12/+8
2011-01-14target-sh4: optimize exceptionsAurelien Jarno1-5/+0
2011-01-14target-sh4: add ftrv instructionAurelien Jarno1-0/+11
2011-01-14target-sh4: add fipr instructionAurelien Jarno1-0/+12
2011-01-14target-sh4: implement flush-to-zeroAurelien Jarno1-0/+1
2011-01-14target-sh4: define FPSCR constantsAurelien Jarno1-2/+2
2011-01-14target-sh4: use default-NaN modeAurelien Jarno1-0/+1
generated by cgit v1.1 at 2024-11-01 13:58:34 +0000