index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-sh4
/
translate.c
Age
Commit message (
Expand
)
Author
Files
Lines
2014-03-13
cpu: Move breakpoints field from CPU_COMMON to CPUState
Andreas Färber
1
-2
/
+2
2013-12-21
target-sh4: Use new qemu_ld/st opcodes
Aurelien Jarno
1
-77
/
+90
2013-10-10
tcg: Move helper registration into tcg_context_init
Richard Henderson
1
-4
/
+0
2013-09-02
tcg: Change tcg_gen_exit_tb argument to uintptr_t
Richard Henderson
1
-1
/
+1
2013-07-23
cpu: Move singlestep_enabled field from CPU_COMMON to CPUState
Andreas Färber
1
-3
/
+5
2013-07-09
target-sh4: Change gen_intermediate_code_internal() argument to SuperHCPU
Andreas Färber
1
-4
/
+5
2013-06-28
cpu: Turn cpu_dump_{state,statistics}() into CPUState hooks
Andreas Färber
1
-3
/
+4
2013-03-12
target-sh4: Introduce SuperHCPU subclasses
Andreas Färber
1
-84
/
+0
2013-03-03
gen-icount.h: Rename gen_icount_start/end to gen_tb_start/end
Peter Maydell
1
-2
/
+2
2013-02-23
target-sh4: Use mul*2 for dmul*
Richard Henderson
1
-28
/
+2
2013-02-16
target-sh4: Move TCG initialization to SuperHCPU initfn
Andreas Färber
1
-2
/
+1
2013-02-16
target-sh4: Introduce QOM realizefn for SuperHCPU
Andreas Färber
1
-2
/
+3
2012-12-19
exec: move include files to include/exec/
Paolo Bonzini
1
-1
/
+1
2012-12-19
build: kill libdis, move disassemblers to disas/
Paolo Bonzini
1
-1
/
+1
2012-12-08
TCG: Use gen_opc_instr_start from context instead of global variable.
Evgeny Voevodin
1
-3
/
+3
2012-12-08
TCG: Use gen_opc_icount from context instead of global variable.
Evgeny Voevodin
1
-1
/
+1
2012-12-08
TCG: Use gen_opc_pc from context instead of global variable.
Evgeny Voevodin
1
-2
/
+2
2012-11-17
TCG: Use gen_opc_buf from context instead of global variable.
Evgeny Voevodin
1
-3
/
+3
2012-11-17
TCG: Use gen_opc_ptr from context instead of global variable.
Evgeny Voevodin
1
-4
/
+4
2012-11-10
disas: avoid using cpu_single_env
Blue Swirl
1
-1
/
+1
2012-09-27
Emit debug_insn for CPU_LOG_TB_OP_OPT as well.
Richard Henderson
1
-1
/
+1
2012-09-21
target-sh4: remove useless code
Aurelien Jarno
1
-4
/
+0
2012-09-21
target-sh4: cleanup DisasContext
Aurelien Jarno
1
-30
/
+26
2012-09-21
target-sh4: rework exceptions handling
Aurelien Jarno
1
-6
/
+12
2012-09-21
target-sh4: remove gen_clr_t() and gen_set_t()
Aurelien Jarno
1
-13
/
+3
2012-09-21
target-sh4: optimize swap.w
Aurelien Jarno
1
-11
/
+1
2012-09-21
target-sh4: optimize xtrct
Aurelien Jarno
1
-1
/
+0
2012-09-21
target-sh4: implement addv and subv using TCG
Aurelien Jarno
1
-2
/
+34
2012-09-21
target-sh4: implement addc and subc using TCG
Aurelien Jarno
1
-2
/
+36
2012-09-15
target-sh4: switch to AREG0 free mode
Blue Swirl
1
-51
/
+63
2012-06-04
Kill off cpu_state_reset()
Andreas Färber
1
-5
/
+0
2012-06-04
target-sh4: Let cpu_sh4_init() return SuperHCPU
Andreas Färber
1
-2
/
+2
2012-04-30
target-sh4: Start QOM'ifying CPU init
Andreas Färber
1
-2
/
+0
2012-04-30
target-sh4: QOM'ify CPU reset
Andreas Färber
1
-20
/
+2
2012-04-30
target-sh4: QOM'ify CPU
Andreas Färber
1
-1
/
+3
2012-03-14
target-sh4: Don't overuse CPUState
Andreas Färber
1
-23
/
+23
2012-03-14
Rename cpu_reset() to cpu_state_reset()
Andreas Färber
1
-2
/
+2
2012-02-28
target-sh4: Clean includes
Stefan Weil
1
-6
/
+0
2012-01-10
target-sh4: ignore ocbp and ocbwb instructions
Aurelien Jarno
1
-11
/
+3
2012-01-07
target-sh4: Fix operands for fipr, ftrv instructions
Stefan Weil
1
-3
/
+3
2011-08-20
Use glib memory allocation and free functions
Anthony Liguori
1
-1
/
+1
2011-06-26
Remove exec-all.h include directives
Blue Swirl
1
-1
/
+0
2011-04-20
Remove unused function parameters from gen_pc_load and rename the function
Stefan Weil
1
-2
/
+1
2011-04-10
Fix conversions from pointer to tcg_target_long
Stefan Weil
1
-1
/
+1
2011-02-04
target-sh4: fix negc
Aurelien Jarno
1
-2
/
+2
2011-01-16
target-sh4: implement negc using TCG
Aurelien Jarno
1
-1
/
+15
2011-01-16
target-sh4: use rotl/rotr when possible
Aurelien Jarno
1
-5
/
+3
2011-01-14
target-sh4: use setcond when possible
Aurelien Jarno
1
-29
/
+27
2011-01-14
target-sh4: log instructions start in TCG code
Aurelien Jarno
1
-0
/
+4
2011-01-14
target-sh4: simplify comparisons after a 'and' op
Aurelien Jarno
1
-3
/
+3
[next]