aboutsummaryrefslogtreecommitdiff
path: root/target-ppc
AgeCommit message (Expand)AuthorFilesLines
2008-09-14ppc: Convert op_andi to TCGaurel322-54/+11
2008-09-14ppc: Convert ctr, lr moves to TCGaurel323-28/+12
2008-09-05ppc: Convert op_subf to TCGaurel322-13/+10
2008-09-05ppc: Convert op_add, op_addi to TCGaurel322-28/+19
2008-09-04ppc: replace op_set_FT0 with tcg_gen_movi_i64aurel322-11/+1
2008-09-04ppc: Convert nip moves to TCGaurel322-38/+12
2008-09-04ppc: remove unused codeaurel321-28/+0
2008-09-04ppc: Convert CRF moves to TCGaurel324-121/+34
2008-09-04ppc: fix fpr TCG registers creationaurel321-0/+2
2008-09-04ppc: Convert FPR moves to TCGaurel323-182/+65
2008-09-04ppc: Convert Altivec register moves to TCGaurel322-53/+38
2008-09-04ppc: cleanup register typesaurel324-21/+21
2008-09-04ppc: Convert GPR moves to TCGaurel323-454/+390
2008-09-02[ppc] Convert op_moven_T2_T0 to TCGaurel322-13/+6
2008-09-02[ppc] Convert op_reset_T0, op_set_{T0, T1} to TCGaurel322-59/+17
2008-09-02[ppc] Convert op_move_{T1,T2}_T0 to TCGaurel322-31/+19
2008-09-02[ppc] Convert gen_set_{T0,T1} to TCGaurel321-29/+9
2008-08-30Fix some warnings that would be generated by gcc -Wredundant-declsblueswir11-2/+0
2008-08-28PPC: add support for TCG helpersaurel322-0/+11
2008-08-28PPC: Init TCG variablesaurel321-1/+13
2008-08-24Revert commits 5082 and 5083aurel325-99/+131
2008-08-24PPC: Switch a few instructions to TCGaurel325-130/+86
2008-08-24PPC: Init TCG variablesaurel321-1/+13
2008-08-13Fix encoding of efsctsiz (powerpc spe), by Tristan Gingold.ths1-1/+2
2008-07-18Small cleanup of gen_intermediate_code(_internal), by Laurent Desnogues.ths1-8/+7
2008-07-01Move interrupt_request and user_mode_only to common cpu state.pbrook1-2/+0
2008-06-30Move CPU save/load registration to common code.pbrook1-0/+2
2008-06-29Add missing static qualifiers.pbrook1-1/+1
2008-06-29Add instruction counter.pbrook3-1/+35
2008-06-18PPC: fix mtfsfiaurel321-1/+1
2008-06-03Spelling fixes, by Stefan Weil.ths1-1/+1
2008-05-30Fix typo.pbrook1-1/+1
2008-05-30Move clone() register setup to target specific code. Handle fork-like clone.pbrook1-0/+11
2008-05-29Push common interrupt variables to cpu-defs.h (Glauber Costa)bellard1-2/+0
2008-05-28moved halted field to CPU_COMMONbellard1-2/+0
2008-05-25Fix off-by-one unwinding error.pbrook1-5/+0
2008-05-10Fix broken PPC user space single steppingaurel321-23/+39
2008-05-06PPC: fix efstst* instructionsaurel321-6/+6
2008-05-06PPC: fix definition of msr_speaurel321-1/+1
2008-05-05PPC: fix isel opcode decodingaurel321-1/+1
2008-05-04remove target ifdefs from vl.caurel321-0/+20
2008-04-28Factorize code in translate.caurel321-0/+42
2008-04-11Remove osdep.c/qemu-img code duplicationaurel322-0/+2
2008-04-07Revert revisions r4168 and r4169. That's work in progress, not ready for trun...aurel324-21/+25
2008-04-07Always enable precise emulation when softfloat is usedaurel324-25/+21
2008-03-13Math functions helper for CONFIG_SOFTFLOAT=yesaurel321-0/+21
2008-03-13Use float32/64 instead of float/doubleaurel325-458/+236
2008-03-10mtfsf: fix FPSCR_VX and FPSCR_FEX computationaurel321-0/+4
2008-02-01use the TCG code generatorbellard2-55/+8
2007-12-10Cleanup: remove useless TARGET_GPR_BITS definition.j_mayer1-3/+0