aboutsummaryrefslogtreecommitdiff
path: root/target-arm/helper.c
AgeCommit message (Expand)AuthorFilesLines
2014-09-29target-arm: Add support for VIRQ and VFIQEdgar E. Iglesias1-0/+4
2014-09-29target-arm: Add IRQ and FIQ routing to EL2 and 3Edgar E. Iglesias1-0/+17
2014-09-29target-arm: A64: Emulate the SMC insnEdgar E. Iglesias1-0/+3
2014-09-29target-arm: Add a Hypervisor Trap exception typeEdgar E. Iglesias1-0/+1
2014-09-29target-arm: A64: Emulate the HVC insnEdgar E. Iglesias1-1/+19
2014-09-29target-arm: A64: Refactor aarch64_cpu_do_interruptEdgar E. Iglesias1-0/+13
2014-09-29target-arm: Add SCR_EL3Edgar E. Iglesias1-2/+33
2014-09-29target-arm: Add HCR_EL2Edgar E. Iglesias1-0/+34
2014-09-29target-arm: Don't handle c15_cpar changes via tb_flush()Peter Maydell1-6/+1
2014-09-29target-arm: Implement setting guest breakpointsPeter Maydell1-2/+124
2014-09-12target-arm: Make *IS TLB maintenance ops affect all CPUsPeter Maydell1-12/+89
2014-09-12target-arm: Push legacy wildcard TLB ops back into v6Peter Maydell1-47/+55
2014-09-12target-arm: Implement minimal DBGVCR, OSDLR_EL1, MDCCSR_EL0Peter Maydell1-0/+19
2014-09-12target-arm: Remove comment about MDSCR_EL1 being dummy implementationPeter Maydell1-3/+1
2014-09-12target-arm: Set DBGDSCR.MOE for debug exceptions taken to AArch32Peter Maydell1-0/+26
2014-09-12target-arm: Implement handling of fired watchpointsPeter Maydell1-1/+6
2014-09-12target-arm: Move extended_addresses_enabled() to internals.hPeter Maydell1-11/+0
2014-09-12target-arm: Implement setting of watchpointsPeter Maydell1-3/+132
2014-08-29target-arm: Implement pmccfiltr_write functionAlistair Francis1-0/+9
2014-08-29target-arm: Remove old code and replace with new functionsAlistair Francis1-23/+4
2014-08-29target-arm: Implement pmccntr_sync functionAlistair Francis1-0/+23
2014-08-29target-arm: Add arm_ccnt_enabled functionAlistair Francis1-0/+12
2014-08-29target-arm: Implement PMCCNTR_EL0 and related registersAlistair Francis1-6/+39
2014-08-29arm: Implement PMCCNTR 32b read-modify-writePeter Crosthwaite1-1/+10
2014-08-29target-arm: Make the ARM PMCCNTR register 64-bitAlistair Francis1-10/+9
2014-08-19target-arm: Implement MDSCR_EL1 as having statePeter Maydell1-1/+3
2014-08-19target-arm: Correctly handle PSTATE.SS when taking exception to AArch32Peter Maydell1-0/+4
2014-08-19target-arm: Adjust debug ID registers per-CPUPeter Maydell1-7/+26
2014-08-19target-arm: Provide both 32 and 64 bit versions of debug registersPeter Maydell1-14/+20
2014-08-19target-arm: Allow STATE_BOTH reginfo descriptions for more than cp14Peter Maydell1-3/+8
2014-08-19target-arm: Collect up the debug cp register definitionsPeter Maydell1-32/+53
2014-08-04target-arm: A64: fix TLB flush instructionsAlex Bennée1-2/+8
2014-08-04target-arm: don't hardcode mask values in arm_cpu_handle_mmu_faultAlex Bennée1-2/+2
2014-08-04target-arm: Fix bit test in sp_el0_accessStefan Weil1-1/+1
2014-08-04target-arm: Add FAR_EL2 and 3Edgar E. Iglesias1-0/+6
2014-08-04target-arm: Add ESR_EL2 and 3Edgar E. Iglesias1-0/+8
2014-08-04target-arm: Make far_el1 an arrayEdgar E. Iglesias1-6/+6
2014-06-24Fix new typos (found by codespell)Stefan Weil1-1/+1
2014-06-19target-arm: Add ULL suffix to calculation of page sizePeter Maydell1-1/+1
2014-06-19target-arm: implement PD0/PD1 bits for TTBCRFabian Aggeler1-18/+44
2014-06-09target-arm: Fix errors in writes to generic timer control registersPeter Maydell1-3/+3
2014-06-09target-arm: A32/T32: Mask CRC value in calling code, not helperPeter Maydell1-19/+6
2014-06-09target-arm: Correct handling of UXN bit in ARMv8 LPAE page tablesIan Campbell1-9/+8
2014-06-09target-arm: Prepare cpreg writefns/readfns for EL3/SecExtFabian Aggeler1-14/+14
2014-06-05softmmu: introduce cpu_ldst.hPaolo Bonzini1-2/+1
2014-06-05target-arm: move arm_*_code to a separate filePaolo Bonzini1-0/+1
2014-05-28tcg: Invert the inclusion of helper.hRichard Henderson1-1/+1
2014-05-27target-arm: A64: Register VBAR_EL3Edgar E. Iglesias1-0/+5
2014-05-27target-arm: A64: Register VBAR_EL2Edgar E. Iglesias1-0/+21
2014-05-27target-arm: Make vbar_write writeback to any CPREGEdgar E. Iglesias1-1/+1
generated by cgit v1.1 at 2024-12-24 18:49:41 +0000