index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
/
helper-a64.c
Age
Commit message (
Expand
)
Author
Files
Lines
2014-09-29
target-arm: Add support for VIRQ and VFIQ
Edgar E. Iglesias
1
-0
/
+2
2014-09-29
target-arm: A64: Emulate the SMC insn
Edgar E. Iglesias
1
-0
/
+1
2014-09-29
target-arm: Add a Hypervisor Trap exception type
Edgar E. Iglesias
1
-0
/
+1
2014-09-29
target-arm: A64: Emulate the HVC insn
Edgar E. Iglesias
1
-0
/
+1
2014-09-29
target-arm: A64: Correct updates to FAR and ESR on exceptions
Edgar E. Iglesias
1
-4
/
+3
2014-09-29
target-arm: A64: Refactor aarch64_cpu_do_interrupt
Edgar E. Iglesias
1
-11
/
+13
2014-08-04
target-arm: Make far_el1 an array
Edgar E. Iglesias
1
-2
/
+2
2014-08-04
target-arm: A64: Respect SPSEL when taking exceptions
Edgar E. Iglesias
1
-2
/
+2
2014-06-09
target-arm: A64: Implement CRC instructions
Peter Maydell
1
-0
/
+30
2014-06-09
target-arm: add support for v8 VMULL.P64 instruction
Peter Maydell
1
-30
/
+0
2014-05-28
tcg: Invert the inclusion of helper.h
Richard Henderson
1
-1
/
+1
2014-05-27
target-arm: A64: Introduce aarch64_banked_spsr_index()
Edgar E. Iglesias
1
-1
/
+1
2014-05-27
target-arm: c12_vbar -> vbar_el[]
Edgar E. Iglesias
1
-1
/
+1
2014-05-27
target-arm: Make esr_el1 an array
Edgar E. Iglesias
1
-2
/
+2
2014-05-27
target-arm: Make elr_el1 an array
Edgar E. Iglesias
1
-2
/
+2
2014-04-17
target-arm: Implement AArch64 EL1 exception handling
Rob Herring
1
-0
/
+76
2014-03-17
target-arm: A64: Implement FCVTXN
Peter Maydell
1
-0
/
+23
2014-03-17
target-arm: A64: Add FRECPX (reciprocal exponent)
Alex Bennée
1
-0
/
+59
2014-03-17
target-arm: A64: Implement SADDLP, UADDLP, SADALP, UADALP
Peter Maydell
1
-0
/
+61
2014-03-17
target-arm: A64: Add remaining CLS/Z vector ops
Alex Bennée
1
-0
/
+5
2014-03-17
target-arm: A64: Implement PMULL instruction
Peter Maydell
1
-0
/
+30
2014-02-20
target-arm: A64: Implement remaining 3-same instructions
Peter Maydell
1
-0
/
+60
2014-02-20
target-arm: A64: Implement SIMD FP compare and set insns
Alex Bennée
1
-0
/
+19
2014-02-20
target-arm: A64: Implement plain vector SIMD indexed element insns
Peter Maydell
1
-0
/
+26
2014-01-31
target-arm: A64: Add SIMD TBL/TBLX
Michael Matz
1
-0
/
+31
2014-01-08
target-arm: A64: Add support for floating point compare
Claudio Fontana
1
-0
/
+45
2013-12-17
target-arm: A64: add support for 1-src CLS insn
Claudio Fontana
1
-0
/
+10
2013-12-17
target-arm: A64: add support for 1-src RBIT insn
Alexander Graf
1
-0
/
+18
2013-12-17
target-arm: A64: add support for 1-src data processing and CLZ
Claudio Fontana
1
-0
/
+5
2013-12-17
target-arm: A64: add support for 2-src data processing and DIV
Alexander Graf
1
-0
/
+21
2013-12-17
target-arm: A64: add stubs for a64 specific helpers
Alexander Graf
1
-0
/
+25