index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
include
/
hw
/
riscv
/
opentitan.h
Age
Commit message (
Expand
)
Author
Files
Lines
2023-06-13
hw/riscv/opentitan: Correct OpenTitanState parent type/size
Philippe Mathieu-Daudé
1
-1
/
+2
2023-06-13
hw/riscv/opentitan: Explicit machine type definition
Philippe Mathieu-Daudé
1
-1
/
+2
2023-06-13
hw/riscv/opentitan: Add TYPE_OPENTITAN_MACHINE definition
Philippe Mathieu-Daudé
1
-0
/
+2
2023-02-07
include/hw/riscv/opentitan: update opentitan IRQs
Wilfred Mallawa
1
-7
/
+7
2023-01-06
hw/riscv/opentitan: add aon_timer base unimpl
Wilfred Mallawa
1
-0
/
+1
2023-01-06
hw/riscv/opentitan: bump opentitan
Wilfred Mallawa
1
-5
/
+4
2022-09-27
hw/riscv: opentitan: Expose the resetvec as a SoC property
Alistair Francis
1
-0
/
+2
2022-09-07
hw/riscv: opentitan: bump opentitan version
Wilfred Mallawa
1
-5
/
+6
2022-04-22
riscv: opentitan: Connect opentitan SPI Host
Wilfred Mallawa
1
-9
/
+21
2022-03-03
hw: riscv: opentitan: fixup SPI addresses
Wilfred Mallawa
1
-1
/
+3
2021-10-22
hw/riscv: opentitan: Update to the latest build
Alistair Francis
1
-3
/
+3
2021-07-15
hw/riscv: opentitan: Add the flash alias
Alistair Francis
1
-0
/
+2
2021-07-15
hw/riscv: opentitan: Add the unimplement rv_core_ibex_peri
Alistair Francis
1
-0
/
+1
2021-06-24
hw/riscv: OpenTitan: Connect the mtime and mtimecmp timer
Alistair Francis
1
-1
/
+4
2021-05-11
hw/opentitan: Update the interrupt layout
Alistair Francis
1
-8
/
+8
2020-12-17
riscv/opentitan: Update the OpenTitan memory layout
Alistair Francis
1
-6
/
+17
2020-09-18
Use OBJECT_DECLARE_SIMPLE_TYPE when possible
Eduardo Habkost
1
-3
/
+1
2020-09-09
Use DECLARE_*CHECKER* macros
Eduardo Habkost
1
-2
/
+2
2020-09-09
Move QOM typedefs and add missing includes
Eduardo Habkost
1
-2
/
+4
2020-08-27
opentitan: Rename memmap enum constants
Eduardo Habkost
1
-19
/
+19
2020-06-19
riscv/opentitan: Connect the UART device
Alistair Francis
1
-0
/
+13
2020-06-19
riscv/opentitan: Connect the PLIC device
Alistair Francis
1
-0
/
+3
2020-06-03
riscv: Initial commit of OpenTitan machine
Alistair Francis
1
-0
/
+68