index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
include
/
exec
/
memattrs.h
Age
Commit message (
Expand
)
Author
Files
Lines
2024-03-05
accel/tcg: Add tlb_fill_flags to CPUTLBEntryFull
Richard Henderson
1
-2
/
+0
2024-03-05
exec/memattrs: Remove target_tlb_bit*
Richard Henderson
1
-10
/
+0
2023-06-23
include/exec/memattrs: Add two bits of space to MemTxAttrs
Richard Henderson
1
-1
/
+8
2022-03-21
softmmu/physmem: Introduce MemTxAttrs::memory field and MEMTX_ACCESS_ERROR
Philippe Mathieu-Daudé
1
-0
/
+9
2019-09-03
cputlb: Byte swap memory transaction attribute
Tony Nguyen
1
-0
/
+2
2019-02-05
exec: Add target-specific tlb bits to MemTxAttrs
Richard Henderson
1
-0
/
+10
2017-09-04
memory.h: Move MemTxResult type to memattrs.h
Peter Maydell
1
-0
/
+10
2015-10-19
hw/pci: Introduce pci_requester_id()
Pavel Fedin
1
-2
/
+2
2015-06-05
target-i386: introduce cpu_get_mem_attrs
Paolo Bonzini
1
-1
/
+3
2015-05-31
Add stream ID to MSI write
Pavel Fedin
1
-0
/
+2
2015-04-26
target-arm: Add user-mode transaction attribute
Peter Maydell
1
-0
/
+2
2015-04-26
target-arm: Honour NS bits in page tables
Peter Maydell
1
-0
/
+2
2015-04-26
memory: Define API for MemoryRegionOps to take attrs and return status
Peter Maydell
1
-0
/
+41