aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2024-06-19tcg/loongarch64: Split out vdvjvk in tcg_out_vec_opRichard Henderson1-56/+63
2024-06-19tcg/loongarch64: Support LASX in tcg_out_addsub_vecRichard Henderson1-16/+20
2024-06-19tcg/loongarch64: Simplify tcg_out_addsub_vecRichard Henderson1-14/+15
2024-06-19tcg/loongarch64: Support LASX in tcg_out_dupi_vecRichard Henderson1-1/+6
2024-06-19tcg/loongarch64: Use tcg_out_dup_vec in tcg_out_dupi_vecRichard Henderson1-17/+1
2024-06-19tcg/loongarch64: Support LASX in tcg_out_dupm_vecRichard Henderson1-6/+24
2024-06-19tcg/loongarch64: Support LASX in tcg_out_dup_vecRichard Henderson1-3/+7
2024-06-19tcg/loongarch64: Simplify tcg_out_dup_vecRichard Henderson1-16/+6
2024-06-19util/loongarch64: Detect LASX vector supportRichard Henderson2-0/+2
2024-06-19tcg/loongarch64: Support TCG_TYPE_V64Richard Henderson2-3/+7
2024-06-19tcg/loongarch64: Handle i32 and i64 moves between gr and frRichard Henderson1-5/+17
2024-06-19tcg/loongarch64: Use fp load/store for I32 and I64 into vector regsRichard Henderson1-26/+10
2024-06-19tcg/loongarch64: Import LASX, FP insnsRichard Henderson1-3542/+1607
2024-06-18Merge tag 'edgar/xilinx-queue-2024-06-17.for-upstream' of https://gitlab.com/...Richard Henderson3-5/+33
2024-06-18hw/net: Fix the transmission return sizeFea.Wang1-1/+1
2024-06-18hw/dma: Add a trace log for a description loading failureFea.Wang2-0/+6
2024-06-17hw/dma: Enhance error handling in loading descriptionFea.Wang1-4/+26
2024-06-17Merge tag 'dirtylimit-dirtyrate-pull-request-20240617' of https://github.com/...Richard Henderson1-1/+1
2024-06-17Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into stagingRichard Henderson12-1219/+1173
2024-06-17Merge tag 'pull-aspeed-20240617' of https://github.com/legoater/qemu into sta...Richard Henderson24-58/+2351
2024-06-17migration/dirtyrate: Fix segmentation faultMasato Imai1-1/+1
2024-06-17target/i386: SEV: do not assume machine->cgs is SEVPaolo Bonzini1-1/+3
2024-06-17target/i386: convert CMPXCHG to new decoderPaolo Bonzini3-80/+53
2024-06-17target/i386: convert XADD to new decoderPaolo Bonzini3-36/+26
2024-06-17target/i386: convert LZCNT/TZCNT/BSF/BSR/POPCNT to new decoderPaolo Bonzini4-76/+133
2024-06-17target/i386: convert SHLD/SHRD to new decoderPaolo Bonzini3-84/+50
2024-06-17target/i386: adapt gen_shift_count for SHLD/SHRDPaolo Bonzini1-10/+10
2024-06-17target/i386: pull load/writeback out of gen_shiftd_rm_T1Paolo Bonzini1-41/+14
2024-06-17target/i386: convert non-grouped, helper-based 2-byte opcodesPaolo Bonzini5-170/+206
2024-06-17target/i386: split X86_CHECK_prot into PE and VM86 checksPaolo Bonzini2-4/+13
2024-06-17target/i386: finish converting 0F AE to the new decoderPaolo Bonzini4-194/+129
2024-06-17target/i386: fix bad sorting of entries in the 0F tablePaolo Bonzini1-47/+46
2024-06-17target/i386: replace read_crN helper with read_cr8Paolo Bonzini3-17/+7
2024-06-17target/i386: convert MOV from/to CR and DR to new decoderPaolo Bonzini4-84/+81
2024-06-16MAINTAINERS: Add reviewers for ASPEED BMCsJamin Lin1-0/+3
2024-06-16docs:aspeed: Add AST2700 Evaluation boardJamin Lin1-4/+35
2024-06-16test/avocado/machine_aspeed.py: Add AST2700 test caseJamin Lin1-0/+62
2024-06-16aspeed/soc: fix incorrect dram size for AST2700Jamin Lin2-1/+88
2024-06-16aspeed: Add an AST2700 eval boardJamin Lin1-0/+32
2024-06-16aspeed/soc: Add AST2700 supportJamin Lin3-2/+590
2024-06-16aspeed/intc: Add AST2700 supportJamin Lin4-0/+419
2024-06-16aspeed/scu: Add AST2700 supportJamin Lin3-6/+351
2024-06-16aspeed/smc: Add AST2700 supportJamin Lin1-1/+233
2024-06-16aspeed/smc: support different memory region ops for SMC flash regionJamin Lin2-1/+14
2024-06-16aspeed/smc: support 64 bits dma dram addressJamin Lin2-9/+44
2024-06-16aspeed/smc: support dma start length and 1 byte length unitJamin Lin2-8/+36
2024-06-16aspeed/smc: correct device descriptionJamin Lin1-3/+3
2024-06-16aspeed/sdmc: Add AST2700 supportJamin Lin2-4/+195
2024-06-16aspeed/sdmc: fix coding styleJamin Lin1-4/+7
2024-06-16aspeed/sdmc: remove redundant macrosJamin Lin1-15/+0
generated by cgit v1.1 at 2024-08-16 21:22:05 +0000