aboutsummaryrefslogtreecommitdiff
path: root/hw
AgeCommit message (Expand)AuthorFilesLines
4 daysxen/passthrough: use gsi to map pirq when dom0 is PVHJiqian Chen1-0/+60
4 daysRevert "hw/net/net_tx_pkt: Fix overrun in update_sctp_checksum()"Akihiko Odaki1-4/+0
5 daysMerge tag 'accel-cpus-20250309' of https://github.com/philmd/qemu into stagingStefan Hajnoczi5-54/+196
5 dayscpus: Remove CPUClass::has_work() handlerPhilippe Mathieu-Daudé3-12/+14
5 dayscpus: Introduce SysemuCPUOps::has_work() handlerPhilippe Mathieu-Daudé1-0/+4
5 dayscpus: Un-inline cpu_has_work()Philippe Mathieu-Daudé1-0/+6
5 dayshw/acpi: Prefer cached CpuClass over CPU_GET_CLASS() macroPhilippe Mathieu-Daudé2-4/+3
5 dayscpus: Prefer cached CpuClass over CPU_GET_CLASS() macroPhilippe Mathieu-Daudé2-48/+26
5 dayscpus: Build cpu_exec_[un]realizefn() methods oncePhilippe Mathieu-Daudé1-0/+26
5 dayscpus: Register VMState per user / system emulationPhilippe Mathieu-Daudé2-0/+127
5 dayshw/arm/aspeed_ast27x0: Sort the memmap table by mapping addressJamin Lin1-27/+27
5 dayshw/arm/aspeed: Add Machine Support for AST2700 A1Jamin Lin1-0/+24
5 dayshw/arm/aspeed_ast27x0: Add SoC Support for AST2700 A1Jamin Lin1-0/+79
5 dayshw/arm/aspeed_ast27x0: Support two levels of INTC controllers for AST2700 A1Jamin Lin1-0/+24
5 dayshw/arm/aspeed_ast27x0: Define an Array of AspeedINTCState with Two InstancesJamin Lin1-19/+39
5 dayshw/arm/aspeed_ast27x0.c Support AST2700 A1 GIC Interrupt MappingJamin Lin1-27/+50
5 dayshw/misc/aspeed_scu: Add Support for AST2700/AST2750 A1 Silicon RevisionsJamin Lin1-0/+2
5 dayshw/intc/aspeed: Add Support for AST2700 INTCIO ControllerJamin Lin1-0/+112
5 dayshw/intc/aspeed: Add Support for Multi-Output IRQ HandlingJamin Lin2-15/+135
5 dayshw/intc/aspeed: Introduce IRQ handler function to reduce code duplicationJamin Lin1-31/+39
5 dayshw/intc/aspeed: Introduce AspeedINTCIRQ structure to save the irq index and r...Jamin Lin1-39/+48
5 dayshw/intc/aspeed: Refactor INTC to support separate input and output pin indicesJamin Lin2-42/+67
5 dayshw/intc/aspeed: Add support for multiple output pins in INTCJamin Lin2-1/+9
5 dayshw/intc/aspeed: Rename num_ints to num_inpins for clarityJamin Lin2-15/+18
5 dayshw/intc/aspeed: Support different memory region opsJamin Lin1-1/+4
5 dayshw/arm/aspeed_ast27x0: Sort the IRQ table by IRQ numberJamin Lin1-25/+25
5 dayshw/arm/aspeed: Rename IRQ table and machine name for AST2700 A0Jamin Lin2-8/+9
5 dayshw/intc/aspeed: Add object type name to trace events for better debuggingJamin Lin2-25/+31
5 dayshw/intc/aspeed: Introduce helper functions for enable and status registersJamin Lin1-83/+108
5 dayshw/intc/aspeed: Reduce regs array size by adding a register sub-regionJamin Lin1-21/+29
5 dayshw/intc/aspeed: Support setting different register sizeJamin Lin1-17/+5
5 dayshw/intc/aspeed: Introduce dynamic allocation for regs arrayJamin Lin1-1/+11
5 dayshw/intc/aspeed: Rename status_addr and addr to status_reg and reg for clarityJamin Lin1-19/+19
5 dayshw/intc/aspeed: Support setting different memory sizeJamin Lin1-1/+8
5 dayshw/arm/aspeed_ast27x0.c Fix boot issue for AST2700Jamin Lin1-1/+1
5 dayshw/arm/aspeed_ast27x0.c Separate HW Strap Registers for SCU and SCUIOJamin Lin1-2/+9
5 dayshw/misc/aspeed_scu: Fix the hw-strap1 cannot be set in the SOC layer for AST2700Jamin Lin1-2/+1
5 dayshw/arm/aspeed Update HW Strap Default Values for AST2700Jamin Lin1-2/+4
5 dayshw/misc/aspeed_scu: Fix the revision ID cannot be set in the SOC layer for AS...Jamin Lin1-2/+1
5 dayshw/misc/aspeed_scu: Skipping dram_init in u-bootJamin Lin1-0/+2
5 dayshw/misc/aspeed_hace: Fix boot issue in the Crypto Manager Self TestJamin Lin1-0/+23
5 dayshw/arm/aspeed_ast27x0: Add HACE support for AST2700Jamin Lin1-0/+15
5 dayshw/misc/aspeed_hace: Add AST2700 supportJamin Lin1-0/+20
5 dayshw/misc/aspeed_hace: Fix coding styleJamin Lin1-4/+8
5 daysaspeed: Remove duplicate typename in AspeedSoCClassCédric Le Goater4-9/+4
5 daysaspeed/soc: Support Non-maskable Interrupt for AST2700Jamin Lin1-0/+4
6 daysMerge tag 'pull-tcg-20250308' of https://gitlab.com/rth7680/qemu into stagingStefan Hajnoczi3-1/+3
6 daysexec: Declare tlb_flush*() in 'exec/cputlb.h'Philippe Mathieu-Daudé3-1/+3
7 daysMerge tag 'pull-target-arm-20250307' of https://git.linaro.org/people/pmaydel...Stefan Hajnoczi7-25/+30
7 daysMerge tag 'pull-request-2025-03-07' of https://gitlab.com/thuth/qemu into sta...Stefan Hajnoczi4-9/+76
generated by cgit v1.1 at 2025-03-14 20:50:39 +0000