index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
hw
/
riscv
Age
Commit message (
Expand
)
Author
Files
Lines
2023-08-11
hw/riscv/virt.c: change 'aclint' TCG check
Daniel Henrique Barboza
1
-7
/
+13
2023-07-19
hw/riscv: Fix typo field in error_report
Zhao Liu
1
-2
/
+2
2023-07-10
hw/riscv/virt.c: skip 'mmu-type' FDT if satp mode not set
Daniel Henrique Barboza
1
-7
/
+7
2023-07-10
hw/riscv: virt: Convert fdt_load_addr to uint64_t
Lakshmi Bai Raja Subramanian
1
-1
/
+1
2023-07-10
riscv: Generate devicetree only after machine initialization is complete
Guenter Roeck
1
-11
/
+11
2023-07-10
hw/riscv/virt: Restrict ACLINT to TCG
Philippe Mathieu-Daudé
1
-8
/
+10
2023-07-10
hw/riscv: sifive_e: Support the watchdog timer of HiFive 1 rev b.
Tommy Wu
2
-2
/
+16
2023-07-08
hw/riscv/virt.c: fix typo in 'aia' description
Daniel Henrique Barboza
1
-1
/
+1
2023-06-26
hw/riscv: Validate cluster and NUMA node boundary
Gavin Shan
2
-0
/
+4
2023-06-13
riscv/virt: Support using pflash via -blockdev option
Sunil V L
1
-3
/
+5
2023-06-13
hw/riscv: virt: Assume M-mode FW in pflash0 only when "-bios none"
Sunil V L
1
-32
/
+21
2023-06-13
hw/riscv: qemu crash when NUMA nodes exceed available CPUs
Yin Wang
1
-0
/
+6
2023-06-13
hw/riscv/opentitan: Correct OpenTitanState parent type/size
Philippe Mathieu-Daudé
1
-1
/
+2
2023-06-13
hw/riscv/opentitan: Explicit machine type definition
Philippe Mathieu-Daudé
1
-3
/
+7
2023-06-13
hw/riscv/opentitan: Add TYPE_OPENTITAN_MACHINE definition
Philippe Mathieu-Daudé
1
-1
/
+1
2023-06-13
hw/riscv/opentitan: Declare QOM types using DEFINE_TYPES() macro
Philippe Mathieu-Daudé
1
-12
/
+9
2023-06-13
hw/riscv/opentitan: Rename machine_[class]_init() functions
Philippe Mathieu-Daudé
1
-4
/
+4
2023-06-05
bulk: Remove pointless QOM casts
Philippe Mathieu-Daudé
1
-5
/
+5
2023-05-05
hw/riscv: Add signature dump function for spike to run ACT tests
Weiwei Li
1
-0
/
+13
2023-03-22
*: Add missing includes of qemu/error-report.h
Richard Henderson
3
-0
/
+3
2023-03-06
hw/riscv/virt.c: Initialize the ACPI tables
Sunil V L
1
-0
/
+4
2023-03-06
hw/riscv/virt: virt-acpi-build.c: Add RHCT Table
Sunil V L
1
-0
/
+78
2023-03-06
hw/riscv/virt: virt-acpi-build.c: Add RINTC in MADT
Sunil V L
1
-0
/
+34
2023-03-06
hw/riscv/virt: Enable basic ACPI infrastructure
Sunil V L
3
-0
/
+306
2023-03-06
hw/riscv/virt: Add memmap pointer to RiscVVirtState
Sunil V L
1
-0
/
+2
2023-03-06
hw/riscv/virt: Add a switch to disable ACPI
Sunil V L
1
-0
/
+29
2023-03-06
hw/riscv/virt: Add OEM_ID and OEM_TABLE_ID fields
Sunil V L
1
-0
/
+5
2023-03-06
riscv: Correctly set the device-tree entry 'mmu-type'
Alexandre Ghiti
1
-8
/
+11
2023-03-05
hw/riscv/virt.c: add cbo[mz]-block-size fdt properties
Anup Patel
1
-0
/
+11
2023-03-01
hw/riscv: Move the dtb load bits outside of create_fdt()
Bin Meng
2
-31
/
+29
2023-03-01
hw/riscv: Skip re-generating DT nodes for a given DTB
Bin Meng
2
-0
/
+2
2023-03-01
hw/riscv/virt.c: do not use RISCV_FEATURE_MMU in create_fdt_socket_cpus()
Daniel Henrique Barboza
1
-3
/
+4
2023-02-16
hw/riscv/boot.c: make riscv_load_initrd() static
Daniel Henrique Barboza
1
-40
/
+40
2023-02-16
hw/riscv/boot.c: consolidate all kernel init in riscv_load_kernel()
Daniel Henrique Barboza
7
-42
/
+19
2023-02-16
hw/riscv: handle 32 bit CPUs kernel_entry in riscv_load_kernel()
Daniel Henrique Barboza
7
-9
/
+29
2023-02-07
hw/riscv: virt: Simplify virt_{get,set}_aclint()
Bin Meng
1
-4
/
+2
2023-02-07
hw/riscv: change riscv_compute_fdt_addr() semantics
Daniel Henrique Barboza
5
-16
/
+31
2023-02-07
hw/riscv: split fdt address calculation from fdt load
Daniel Henrique Barboza
5
-16
/
+40
2023-02-07
hw/riscv/boot.c: calculate fdt size after fdt_pack()
Daniel Henrique Barboza
1
-4
/
+6
2023-02-07
hw/riscv/spike.c: rename MachineState 'mc' pointers to' ms'
Daniel Henrique Barboza
1
-9
/
+9
2023-02-07
hw/riscv/virt.c: rename MachineState 'mc' pointers to 'ms'
Daniel Henrique Barboza
1
-217
/
+217
2023-02-07
hw/riscv/virt.c: calculate socket count once in create_fdt_imsic()
Daniel Henrique Barboza
1
-15
/
+19
2023-02-07
hw/riscv: boot: Don't use CSRs if they are disabled
Alistair Francis
1
-0
/
+9
2023-02-07
include/hw/riscv/opentitan: update opentitan IRQs
Wilfred Mallawa
1
-40
/
+40
2023-01-20
hw/riscv/virt.c: move create_fw_cfg() back to virt_machine_init()
Daniel Henrique Barboza
1
-7
/
+7
2023-01-20
hw/riscv: use ms->fdt in riscv_socket_fdt_write_distance_matrix()
Daniel Henrique Barboza
3
-6
/
+6
2023-01-20
hw/riscv: use MachineState::fdt in riscv_socket_fdt_write_id()
Daniel Henrique Barboza
3
-15
/
+15
2023-01-20
hw/riscv/virt.c: remove 'is_32_bit' param from create_fdt_socket_cpus()
Daniel Henrique Barboza
1
-9
/
+9
2023-01-20
hw/riscv/sifive_u.c: simplify create_fdt()
Daniel Henrique Barboza
1
-4
/
+4
2023-01-20
hw/riscv/virt.c: simplify create_fdt()
Daniel Henrique Barboza
1
-3
/
+2
[next]