aboutsummaryrefslogtreecommitdiff
path: root/hw/riscv
AgeCommit message (Expand)AuthorFilesLines
2018-05-10Merge remote-tracking branch 'remotes/riscv/tags/riscv-qemu-2.13-minor-fixes-...Peter Maydell1-4/+8
2018-05-09riscv: htif: increase the priority of the htif subregionKONRAD Frederic1-2/+3
2018-05-09riscv: spike: allow base == 0KONRAD Frederic1-2/+5
2018-05-06RISC-V: Mark ROM read-only after copying in codeMichael Clark4-82/+101
2018-05-06RISC-V: Remove EM_RISCV ELF_MACHINE indirectionMichael Clark4-4/+4
2018-05-06RISC-V: Remove unused class definitionsMichael Clark5-101/+0
2018-05-06RISC-V: Remove identity_translate from load_elfMichael Clark4-24/+4
2018-05-06RISC-V: Use ROM base address and size from memmapMichael Clark1-2/+2
2018-05-06RISC-V: Make virt board description match spikeMichael Clark1-1/+1
2018-05-06RISC-V: Replace hardcoded constants with enum valuesMichael Clark4-12/+15
2018-04-26Change references to serial_hds[] to serial_hd()Peter Maydell4-7/+7
2018-03-07RISC-V Build InfrastructureMichael Clark1-0/+11
2018-03-07SiFive Freedom U Series RISC-V MachineMichael Clark1-0/+339
2018-03-07SiFive Freedom E Series RISC-V MachineMichael Clark1-0/+234
2018-03-07SiFive RISC-V PRCI BlockMichael Clark1-0/+89
2018-03-07SiFive RISC-V UART DeviceMichael Clark1-0/+176
2018-03-07RISC-V VirtIO MachineMichael Clark1-0/+420
2018-03-07SiFive RISC-V Test FinisherMichael Clark1-0/+93
2018-03-07RISC-V Spike MachinesMichael Clark1-0/+376
2018-03-07SiFive RISC-V PLIC BlockMichael Clark1-0/+505
2018-03-07SiFive RISC-V CLINT BlockMichael Clark1-0/+254
2018-03-07RISC-V HART ArrayMichael Clark1-0/+89
2018-03-07RISC-V HTIF ConsoleMichael Clark1-0/+258