aboutsummaryrefslogtreecommitdiff
path: root/hw/riscv/spike.c
AgeCommit message (Expand)AuthorFilesLines
2020-09-09hw/riscv: Move riscv_htif model to hw/charBin Meng1-1/+1
2020-09-09hw/riscv: Move sifive_clint model to hw/intcBin Meng1-1/+1
2020-09-09hw/riscv: clint: Avoid using hard-coded timebase frequencyBin Meng1-1/+2
2020-08-25hw/riscv: spike: Allow creating multiple NUMA socketsAnup Patel1-74/+158
2020-08-25hw/riscv: Allow creating multiple instances of CLINTAnup Patel1-1/+1
2020-08-21hw/riscv: spike: Change the default bios to use generic platform imageBin Meng1-2/+7
2020-07-13hw/riscv: Modify MROM size to end at 0x10000Bin Meng1-1/+1
2020-07-13riscv: Add opensbi firmware dynamic supportAtish Patra1-3/+10
2020-07-13RISC-V: Copy the fdt in dram instead of ROMAtish Patra1-1/+6
2020-07-13riscv: Unify Qemu's reset vector code pathAtish Patra1-38/+3
2020-07-10qom: Put name parameter before value / visitor parameterMarkus Armbruster1-2/+2
2020-06-15sysbus: Convert qdev_set_parent_bus() use with Coccinelle, part 1Markus Armbruster1-4/+3
2020-06-15riscv: Fix to put "riscv.hart_array" devices on sysbusMarkus Armbruster1-2/+2
2020-06-03hw/riscv: spike: Remove deprecated ISA specific machinesAlistair Francis1-217/+0
2020-04-29hw/riscv/spike: Allow more than one CPUsAnup Patel1-1/+1
2020-04-29hw/riscv/spike: Allow loading firmware separately using -bios optionAnup Patel1-1/+23
2020-04-29hw/riscv: Generate correct "mmu-type" for 32-bit machinesBin Meng1-0/+4
2020-03-03Merge remote-tracking branch 'remotes/palmer/tags/riscv-for-master-5.0-sf3' i...Peter Maydell1-3/+6
2020-02-28hw: Make MachineClass::is_default a boolean typePhilippe Mathieu-Daudé1-1/+1
2020-02-27hw/riscv: Provide rdtime callback for TCG in CLINT emulationAnup Patel1-3/+6
2019-11-25hw/riscv: Add optional symbol callback ptr to riscv_load_kernel()Zhuang, Siwei (Data61, Kensington NSW)1-3/+3
2019-10-28riscv: hw: Drop "clock-frequency" property of cpu nodesBin Meng1-2/+0
2019-09-17riscv: hw: Remove superfluous "linux, phandle" propertyBin Meng1-1/+0
2019-08-16Include sysemu/sysemu.h a lot lessMarkus Armbruster1-0/+1
2019-08-16Include hw/hw.h exactly where neededMarkus Armbruster1-1/+0
2019-07-05hw/riscv: Replace global smp variables with machine smp propertiesLike Xu1-0/+3
2019-06-27hw/riscv: Split out the boot functionsAlistair Francis1-17/+4
2019-05-24riscv: spike: Add a generic spike machineAlistair Francis1-1/+105
2019-02-11riscv: Ensure the kernel start address is correctly castAlistair Francis1-1/+1
2019-02-05elf: Add optional function ptr to load_elf() to parse ELF notesLiam Merwick1-1/+1
2018-11-08riscv: spike: Fix memory leak in the board initAlistair Francis1-3/+3
2018-10-17RISC-V: Don't add NULL bootargs to device-treeMichael Clark1-2/+4
2018-09-25Merge remote-tracking branch 'remotes/armbru/tags/pull-error-2018-09-24' into...Peter Maydell1-1/+1
2018-09-24Drop "qemu:" prefix from error_report() argumentsMao Zhongyi1-1/+1
2018-09-05hw/riscv/spike: Set the soc device tree node as a simple-busAlistair Francis1-1/+1
2018-07-19spike: Fix crash when introspecting the deviceAlistair Francis1-6/+4
2018-05-06RISC-V: Mark ROM read-only after copying in codeMichael Clark1-28/+41
2018-05-06RISC-V: Remove EM_RISCV ELF_MACHINE indirectionMichael Clark1-1/+1
2018-05-06RISC-V: Remove unused class definitionsMichael Clark1-20/+0
2018-05-06RISC-V: Remove identity_translate from load_elfMichael Clark1-6/+1
2018-05-06RISC-V: Replace hardcoded constants with enum valuesMichael Clark1-2/+4
2018-04-26Change references to serial_hds[] to serial_hd()Peter Maydell1-2/+2
2018-03-07RISC-V Spike MachinesMichael Clark1-0/+376