index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
hw
/
riscv
/
microchip_pfsoc.c
Age
Commit message (
Expand
)
Author
Files
Lines
2024-02-02
hw/riscv: use qemu_configure_nic_device()
David Woodhouse
1
-12
/
+2
2023-09-08
riscv: spelling fixes
Michael Tokarev
1
-1
/
+1
2023-02-16
hw/riscv/boot.c: consolidate all kernel init in riscv_load_kernel()
Daniel Henrique Barboza
1
-10
/
+1
2023-02-16
hw/riscv: handle 32 bit CPUs kernel_entry in riscv_load_kernel()
Daniel Henrique Barboza
1
-1
/
+2
2023-02-07
hw/riscv: change riscv_compute_fdt_addr() semantics
Daniel Henrique Barboza
1
-1
/
+2
2023-02-07
hw/riscv: split fdt address calculation from fdt load
Daniel Henrique Barboza
1
-2
/
+4
2023-01-20
hw/riscv/boot.c: use MachineState in riscv_load_kernel()
Daniel Henrique Barboza
1
-2
/
+1
2023-01-20
hw/riscv/boot.c: use MachineState in riscv_load_initrd()
Daniel Henrique Barboza
1
-2
/
+1
2023-01-20
hw/riscv: write initrd 'chosen' FDT inside riscv_load_initrd()
Daniel Henrique Barboza
1
-8
/
+2
2023-01-06
hw/{misc, riscv}: pfsoc: add system controller as unimplemented
Conor Dooley
1
-0
/
+6
2023-01-06
hw/riscv: pfsoc: add missing FICs as unimplemented
Conor Dooley
1
-52
/
+63
2022-09-07
hw/riscv: microchip_pfsoc: fix kernel panics due to missing peripherals
Conor Dooley
1
-6
/
+61
2022-09-07
hw/riscv: remove 'fdt' param from riscv_setup_rom_reset_vec()
Daniel Henrique Barboza
1
-1
/
+1
2022-04-29
hw/riscv: Don't add empty bootargs to device tree
Bin Meng
1
-1
/
+1
2022-01-08
hw/riscv: Use error_fatal for SoC realisation
Alistair Francis
1
-1
/
+1
2021-12-15
hw: Replace trivial drive_get_next() by drive_get()
Markus Armbruster
1
-1
/
+1
2021-10-28
hw/riscv: microchip_pfsoc: Use the PLIC config helper function
Alistair Francis
1
-13
/
+1
2021-10-22
hw/riscv: microchip_pfsoc: Use MachineState::ram and MachineClass::default_ra...
Bin Meng
1
-16
/
+20
2021-09-21
hw/intc: Upgrade the SiFive CLINT implementation to RISC-V ACLINT
Anup Patel
1
-3
/
+6
2021-09-21
hw/intc: Rename sifive_clint sources to riscv_aclint sources
Anup Patel
1
-1
/
+1
2021-09-21
hw/intc: sifive_plic: Convert the PLIC to use RISC-V CPU GPIO lines
Alistair Francis
1
-1
/
+1
2021-06-08
hw/riscv: microchip_pfsoc: Support direct kernel boot
Bin Meng
1
-3
/
+78
2021-05-02
hw: Do not include qemu/log.h if it is not necessary
Thomas Huth
1
-1
/
+0
2021-05-02
hw: Do not include hw/irq.h if it is not necessary
Thomas Huth
1
-1
/
+0
2021-03-22
hw/riscv: microchip_pfsoc: Map EMMC/SD mux register
Bin Meng
1
-0
/
+6
2021-03-04
hw/riscv: Drop 'struct MemmapEntry'
Bin Meng
1
-6
/
+3
2020-12-17
hw/riscv: microchip_pfsoc: add QSPI NOR flash
Vitaly Wool
1
-0
/
+21
2020-11-03
hw/riscv: microchip_pfsoc: Hook the I2C1 controller
Bin Meng
1
-0
/
+6
2020-11-03
hw/riscv: microchip_pfsoc: Correct DDR memory map
Bin Meng
1
-6
/
+44
2020-11-03
hw/riscv: microchip_pfsoc: Map the reserved memory at address 0
Bin Meng
1
-1
/
+10
2020-11-03
hw/riscv: microchip_pfsoc: Connect the SYSREG module
Bin Meng
1
-3
/
+6
2020-11-03
hw/riscv: microchip_pfsoc: Connect the IOSCB module
Bin Meng
1
-5
/
+8
2020-11-03
hw/riscv: microchip_pfsoc: Connect DDR memory controller modules
Bin Meng
1
-0
/
+18
2020-11-03
hw/riscv: microchip_pfsoc: Document where to look at the SoC memory maps
Bin Meng
1
-0
/
+18
2020-09-09
hw/riscv: Move sifive_plic model to hw/intc
Bin Meng
1
-1
/
+1
2020-09-09
hw/riscv: Move sifive_clint model to hw/intc
Bin Meng
1
-1
/
+1
2020-09-09
hw/riscv: clint: Avoid using hard-coded timebase frequency
Bin Meng
1
-1
/
+5
2020-09-09
hw/riscv: microchip_pfsoc: Hook GPIO controllers
Bin Meng
1
-0
/
+14
2020-09-09
hw/riscv: microchip_pfsoc: Connect 2 Cadence GEMs
Bin Meng
1
-0
/
+39
2020-09-09
hw/riscv: microchip_pfsoc: Connect a DMA controller
Bin Meng
1
-0
/
+15
2020-09-09
hw/riscv: microchip_pfsoc: Connect a Cadence SDHCI controller and an SD card
Bin Meng
1
-0
/
+23
2020-09-09
hw/riscv: microchip_pfsoc: Connect 5 MMUARTs
Bin Meng
1
-0
/
+30
2020-09-09
hw/riscv: Initial support for Microchip PolarFire SoC Icicle Kit board
Bin Meng
1
-0
/
+312