aboutsummaryrefslogtreecommitdiff
path: root/hw/riscv/boot.c
AgeCommit message (Expand)AuthorFilesLines
2021-01-16riscv: Pass RISCVHartArrayState by pointerAlistair Francis1-6/+4
2021-01-16RISC-V: Place DTB at 3GB boundary instead of 4GBAtish Patra1-4/+4
2020-12-17hw/riscv: Use the CPU to determine if 32-bitAlistair Francis1-21/+10
2020-12-17hw/riscv: boot: Remove compile time XLEN checksAlistair Francis1-25/+30
2020-12-17hw/riscv: Expand the is 32-bit check to support more CPUsAlistair Francis1-1/+11
2020-12-10vl: extract softmmu/datadir.cPaolo Bonzini1-0/+1
2020-12-10riscv: do not use ram_size globalPaolo Bonzini1-2/+3
2020-10-22hw/riscv: Load the kernel after the firmwareAlistair Francis1-5/+14
2020-10-22hw/riscv: Add a riscv_is_32_bit() functionAlistair Francis1-0/+9
2020-10-22hw/riscv: Return the end address of the loaded firmwareAlistair Francis1-11/+17
2020-09-25load_elf: Remove unused address variables from callersBALATON Zoltan1-4/+4
2020-07-13RISC-V: Support 64 bit start addressAtish Patra1-1/+5
2020-07-13riscv: Add opensbi firmware dynamic supportAtish Patra1-4/+38
2020-07-13RISC-V: Copy the fdt in dram instead of ROMAtish Patra1-15/+38
2020-07-13riscv: Unify Qemu's reset vector code pathAtish Patra1-0/+46
2020-06-03riscv: Change the default behavior if no -bios option is specifiedBin Meng1-27/+4
2020-06-03riscv: Suppress the error report for QEMU testing with riscv_find_firmware()Bin Meng1-3/+11
2020-04-29hw/riscv: Add optional symbol callback ptr to riscv_load_firmware()Anup Patel1-5/+8
2020-01-29hw/core/loader: Let load_elf() populate a field with CPU-specific flagsAleksandar Markovic1-2/+2
2019-11-25hw/riscv: Add optional symbol callback ptr to riscv_load_kernel()Zhuang, Siwei (Data61, Kensington NSW)1-3/+4
2019-10-28riscv/boot: Fix possible memory leakAlistair Francis1-7/+4
2019-09-17riscv: Resolve full path of the given bios imageBin Meng1-3/+3
2019-09-17riscv: Add a helper routine for finding firmwareBin Meng1-7/+15
2019-08-16Include hw/boards.h a bit lessMarkus Armbruster1-1/+1
2019-07-26riscv/boot: Fixup the RISC-V firmware warningAlistair Francis1-4/+8
2019-07-18hw/riscv: Load OpenSBI as the default firmwareAlistair Francis1-0/+54
2019-06-27hw/riscv: Extend the kernel loading supportAlistair Francis1-4/+14
2019-06-27hw/riscv: Add support for loading a firmwareAlistair Francis1-0/+26
2019-06-27hw/riscv: Split out the boot functionsAlistair Francis1-0/+69