index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
hw
/
riscv
/
boot.c
Age
Commit message (
Expand
)
Author
Files
Lines
2021-07-15
hw/riscv/boot: Check the error of fdt_pack()
Alistair Francis
1
-2
/
+4
2021-01-16
riscv: Pass RISCVHartArrayState by pointer
Alistair Francis
1
-6
/
+4
2021-01-16
RISC-V: Place DTB at 3GB boundary instead of 4GB
Atish Patra
1
-4
/
+4
2020-12-17
hw/riscv: Use the CPU to determine if 32-bit
Alistair Francis
1
-21
/
+10
2020-12-17
hw/riscv: boot: Remove compile time XLEN checks
Alistair Francis
1
-25
/
+30
2020-12-17
hw/riscv: Expand the is 32-bit check to support more CPUs
Alistair Francis
1
-1
/
+11
2020-12-10
vl: extract softmmu/datadir.c
Paolo Bonzini
1
-0
/
+1
2020-12-10
riscv: do not use ram_size global
Paolo Bonzini
1
-2
/
+3
2020-10-22
hw/riscv: Load the kernel after the firmware
Alistair Francis
1
-5
/
+14
2020-10-22
hw/riscv: Add a riscv_is_32_bit() function
Alistair Francis
1
-0
/
+9
2020-10-22
hw/riscv: Return the end address of the loaded firmware
Alistair Francis
1
-11
/
+17
2020-09-25
load_elf: Remove unused address variables from callers
BALATON Zoltan
1
-4
/
+4
2020-07-13
RISC-V: Support 64 bit start address
Atish Patra
1
-1
/
+5
2020-07-13
riscv: Add opensbi firmware dynamic support
Atish Patra
1
-4
/
+38
2020-07-13
RISC-V: Copy the fdt in dram instead of ROM
Atish Patra
1
-15
/
+38
2020-07-13
riscv: Unify Qemu's reset vector code path
Atish Patra
1
-0
/
+46
2020-06-03
riscv: Change the default behavior if no -bios option is specified
Bin Meng
1
-27
/
+4
2020-06-03
riscv: Suppress the error report for QEMU testing with riscv_find_firmware()
Bin Meng
1
-3
/
+11
2020-04-29
hw/riscv: Add optional symbol callback ptr to riscv_load_firmware()
Anup Patel
1
-5
/
+8
2020-01-29
hw/core/loader: Let load_elf() populate a field with CPU-specific flags
Aleksandar Markovic
1
-2
/
+2
2019-11-25
hw/riscv: Add optional symbol callback ptr to riscv_load_kernel()
Zhuang, Siwei (Data61, Kensington NSW)
1
-3
/
+4
2019-10-28
riscv/boot: Fix possible memory leak
Alistair Francis
1
-7
/
+4
2019-09-17
riscv: Resolve full path of the given bios image
Bin Meng
1
-3
/
+3
2019-09-17
riscv: Add a helper routine for finding firmware
Bin Meng
1
-7
/
+15
2019-08-16
Include hw/boards.h a bit less
Markus Armbruster
1
-1
/
+1
2019-07-26
riscv/boot: Fixup the RISC-V firmware warning
Alistair Francis
1
-4
/
+8
2019-07-18
hw/riscv: Load OpenSBI as the default firmware
Alistair Francis
1
-0
/
+54
2019-06-27
hw/riscv: Extend the kernel loading support
Alistair Francis
1
-4
/
+14
2019-06-27
hw/riscv: Add support for loading a firmware
Alistair Francis
1
-0
/
+26
2019-06-27
hw/riscv: Split out the boot functions
Alistair Francis
1
-0
/
+69