index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
hw
/
riscv
/
Kconfig
Age
Commit message (
Expand
)
Author
Files
Lines
2020-09-09
hw/riscv: Sort the Kconfig options in alphabetical order
Bin Meng
1
-29
/
+29
2020-09-09
hw/riscv: Drop CONFIG_SIFIVE
Bin Meng
1
-9
/
+5
2020-09-09
hw/riscv: Always build riscv_hart.c
Bin Meng
1
-9
/
+0
2020-09-09
hw/riscv: Move sifive_test model to hw/misc
Bin Meng
1
-0
/
+1
2020-09-09
hw/riscv: Move sifive_uart model to hw/char
Bin Meng
1
-0
/
+2
2020-09-09
hw/riscv: Move riscv_htif model to hw/char
Bin Meng
1
-3
/
+0
2020-09-09
hw/riscv: Move sifive_plic model to hw/intc
Bin Meng
1
-0
/
+5
2020-09-09
hw/riscv: Move sifive_clint model to hw/intc
Bin Meng
1
-0
/
+5
2020-09-09
hw/riscv: Move sifive_gpio model to hw/gpio
Bin Meng
1
-0
/
+2
2020-09-09
hw/riscv: Move sifive_u_otp model to hw/misc
Bin Meng
1
-0
/
+1
2020-09-09
hw/riscv: Move sifive_u_prci model to hw/misc
Bin Meng
1
-0
/
+1
2020-09-09
hw/riscv: Move sifive_e_prci model to hw/misc
Bin Meng
1
-0
/
+1
2020-09-09
hw/riscv: sifive_u: Connect a DMA controller
Bin Meng
1
-0
/
+1
2020-09-09
hw/riscv: microchip_pfsoc: Connect a DMA controller
Bin Meng
1
-0
/
+1
2020-09-09
hw/riscv: microchip_pfsoc: Connect a Cadence SDHCI controller and an SD card
Bin Meng
1
-0
/
+1
2020-09-09
hw/riscv: microchip_pfsoc: Connect 5 MMUARTs
Bin Meng
1
-0
/
+1
2020-09-09
hw/riscv: Initial support for Microchip PolarFire SoC Icicle Kit board
Bin Meng
1
-0
/
+6
2020-06-19
hw/char: Initial commit of Ibex UART
Alistair Francis
1
-0
/
+4
2020-06-03
riscv: Initial commit of OpenTitan machine
Alistair Francis
1
-0
/
+5
2020-02-10
riscv: virt: Use Goldfish RTC device
Anup Patel
1
-0
/
+1
2019-10-28
riscv/virt: Add the PFlash CFI01 device
Alistair Francis
1
-0
/
+1
2019-09-17
riscv: sifive_u: Fix broken GEM support
Bin Meng
1
-0
/
+1
2019-09-17
riscv: sifive_e: Drop sifive_mmio_emulate()
Bin Meng
1
-0
/
+1
2019-03-18
kconfig: add CONFIG_MSI_NONBROKEN
Paolo Bonzini
1
-0
/
+1
2019-03-11
riscv/Kconfig: enable PCI_DEVICES
David Abdurachmanov
1
-0
/
+3
2019-03-07
riscv-softmmu.mak: replace CONFIG_* with Kconfig "select" directives
Paolo Bonzini
1
-0
/
+13
2019-03-07
kconfig: introduce kconfig files
Paolo Bonzini
1
-0
/
+20